74LVC1G08GW-Q100 NXP Semiconductors, 74LVC1G08GW-Q100 Datasheet - Page 6
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
74LVC1G08GW-Q100
Manufacturer Part Number
74LVC1G08GW-Q100
Description
Logic Gates 2-IN AND Gate 5.5V
Manufacturer
NXP Semiconductors
Datasheet
1.74LVC1G08GW-Q100.pdf
(13 pages)
Specifications of 74LVC1G08GW-Q100
Rohs
yes
Product
AND
Logic Family
74LVC
Number Of Gates
1
Number Of Lines (input / Output)
2 /
Propagation Delay Time
10.5 ns
Supply Voltage - Max
5.5 V
Supply Voltage - Min
1.65 V
Maximum Operating Temperature
+ 125 C
Mounting Style
SMD/SMT
Package / Case
TSSOP-5
Maximum Power Dissipation
250 mW
Minimum Operating Temperature
- 40 C
Number Of Input Lines
2
Operating Temperature Range
- 40 C to + 125 C
Output Current
50 mA
Power Dissipation
250 mW
Part # Aliases
74LVC1G08GW-Q100,1
NXP Semiconductors
12. AC waveforms
Table 9.
74LVC1G08_Q100
Product data sheet
Supply voltage
V
1.65 V to 1.95 V
2.3 V to 2.7 V
2.7 V
3.0 V to 3.6 V
4.5 V to 5.5 V
Fig 5.
CC
Measurement points are given in
V
The input A, B to output Y propagation delays
OL
Measurement points
and V
OH
are typical output voltage levels that occur with the output load.
A, B input
Y output
Table
Input
V
0.5V
0.5V
1.5 V
1.5 V
0.5V
All information provided in this document is subject to legal disclaimers.
M
GND
V
V
9.
OH
OL
CC
CC
CC
V
I
Rev. 1 — 9 July 2012
V
M
V
M
t
PHL
mna614
74LVC1G08-Q100
t
Output
V
0.5V
0.5V
1.5 V
1.5 V
0.5V
PLH
M
CC
CC
CC
Single 2-input AND gate
© NXP B.V. 2012. All rights reserved.
6 of 13