MCIMX6S6AVM08AB Freescale Semiconductor, MCIMX6S6AVM08AB Datasheet - Page 129

no-image

MCIMX6S6AVM08AB

Manufacturer Part Number
MCIMX6S6AVM08AB
Description
Processors - Application Specialized i.MX6 Solo rev 1.1
Manufacturer
Freescale Semiconductor
Type
Automotive and Infotainment Processorsr
Datasheet

Specifications of MCIMX6S6AVM08AB

Rohs
yes
Core
ARM Cortex A9
Processor Series
i.MX6
Data Bus Width
32 bit
Maximum Clock Frequency
800 MHz
Instruction / Data Cache Memory
32 KB
Data Ram Size
128 KB
Data Rom Size
96 KB
Operating Supply Voltage
1.5 V
Maximum Operating Temperature
+ 125 C
Mounting Style
SMD/SMT
Package / Case
BGA 2240
Interface Type
I2S, SSI, AC97, ESAI, UARTS, eCSPI, I2C, Ethernet, PWM, SJC, GPIO, KPP, SPDIF
Memory Type
DDR3
Minimum Operating Temperature
- 40 C
Number Of Timers
2

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MCIMX6S6AVM08AB
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCIMX6S6AVM08AB
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MCIMX6S6AVM08ABR
Manufacturer:
FSC
Quantity:
200
4.11.18 SPDIF Timing Parameters
The Sony/Philips Digital Interconnect Format (SPDIF) data is sent using the bi-phase marking code. When
encoding, the SPDIF data signal is modulated by a clock that is twice the bit rate of the data signal.
Table 85
Interconnect Format (SPDIF), including the timing of the modulating Rx clock (SRCK) for SPDIF in Rx
mode and the timing of the modulating Tx clock (STCLK) for SPDIF in Tx mode.
Freescale Semiconductor
1
2
T
V
SJ10
SJ11
SJ12
SJ13
SJ0
SJ1
SJ2
SJ3
SJ4
SJ5
SJ6
SJ7
SJ8
SJ9
DC
M
ID
= mid-point voltage
= target frequency of SJC
(Input)
TRST
and
TCK frequency of operation 1/(3•T
TCK cycle time in crystal mode
TCK clock pulse width measured at
TCK rise and fall times
Boundary scan input data set-up time
Boundary scan input data hold time
TCK low to output data valid
TCK low to output high impedance
TMS, TDI data set-up time
TMS, TDI data hold time
TCK low to TDO data valid
TCK low to TDO high impedance
TRST assert time
TRST set-up time to TCK low
Figure 93
i.MX 6Solo/6DualLite Automotive and Infotainment Applications Processors, Rev. 1
(Input)
TCK
and
Figure 94
SJ12
Parameter
SJ13
Figure 92. TRST Timing Diagram
show SPDIF timing parameters for the Sony/Philips Digital
DC
V
)
M
1
1,2
Table 84. JTAG Timing
2
0.001
22.5
Min
100
45
24
25
40
5
5
All Frequencies
Electrical Characteristics
Max
22
40
40
44
44
3
MHz
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
129

Related parts for MCIMX6S6AVM08AB