P5020NSE1VNB Freescale Semiconductor, P5020NSE1VNB Datasheet - Page 137

no-image

P5020NSE1VNB

Manufacturer Part Number
P5020NSE1VNB
Description
Processors - Application Specialized Std Tmp Enc2000/1333
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of P5020NSE1VNB

Rohs
yes
3.1.1
This table provides the clocking specifications for the processor core, platform, memory, and local bus.
Freescale Semiconductor
e5500 Core PLL Frequency
e5500 Core Frequency
Platform Clock Frequency
Memory bus clock frequency
Local bus clock frequency
PME
FMn
Note:
1. Caution: The platform clock to SYSCLK ratio and e5500 core to SYSCLK ratio settings must be chosen such that the
2. The memory bus clock speed is half the DDR3/DDR3L data rate. DDR3/DDR3L memory bus clock frequency is limited to
3. The local bus clock speed on LCLK[0:1] is determined by the platform clock divided by the local bus ratio programmed in
4. The e5500 core can run at e5500 core complex PLL/1 or PLL/2. With a minimum core complex PLL frequency of 1333 MHz,
5. In synchronous mode, the memory bus clock speed is half the platform clock frequency. In other words, the DDR data rate
6. In asynchronous mode, the memory bus clock speed is dictated by its own PLL.
7. The PME runs synchronously to the platform clock, running at a frequency of platform clock/2.
8. For the FMan: 300 MHz is the minimum to support 1 G. 450 MHz is the minimum to support 10 G. 500 MHz is the minimum
resulting SYSCLK frequency, e5500 (core) frequency, and platform clock frequency do not exceed their respective
maximum or minimum operating frequencies.
min = 400 MT/s.
LCRR[CLKDIV]. See the reference manual for your chip for more information.
this results in a minimum allowable e5500 core frequency of 667MHz for PLL/2.
is the same as the platform frequency. If the desired DDR data rate is higher than the platform frequency, asynchronous
mode must be used.
to support 10 G with PCD. 600 MHz is the minimum to support 12 G (10 G + 2*1 G) with PCD.
Characteristic
Clock Ranges
P5020/P5010 QorIQ Integrated Processor Hardware Specifications, Rev. 0
1200
Min
600
600
400
1200 MHz
Table 99. Processor Clocking Specifications
1200
1200
Max
600
600
300
450
75
Maximum Processor Core Frequency
1333
Min
667
600
400
1600 MHz
1600
1600
Max
600
600
300
450
75
1333
Min
400
667
600
1800 MHz
1800
1800
Max
87.5
700
650
350
500
1333
Min
667
600
400
Hardware Design Considerations
2000 MHz
2000
2000
Max
800
667
100
400
600
MHz
MHz
MHz
MHz
MHz
MHz
MHz
Unit
1, 2, 5,
Note
1,
4
1
3
7
8
4
137
6

Related parts for P5020NSE1VNB