EVAL-ADXL312Z Analog Devices, EVAL-ADXL312Z Datasheet - Page 12

• Manufacturer Part Number: EVAL-ADXL312Z
• Description: Daughter Cards & OEM Boards EB Digital Output Three-Axis Accel
• Manufacturer: Analog Devices
• Series: ADXL312r

Specifications of EVAL-ADXL312Z

• Rohs: yes
• Product: Evaluation Boards
• Description/function: 3 axis accelerometer evaluation board
• Interface Type: I2C, SPI
• Maximum Operating Temperature: + 105 C
• Minimum Operating Temperature: - 40 C
• Operating Supply Voltage: 2 V to 3.6 V
• Factory Pack Quantity: 1
• For Use With: ADXL312

ADXL312
SERIAL COMMUNICATIONS
I
the ADXL312 operates as a slave. I
is tied high to V
V
default mode if the CS pin is left unconnected. Therefore, not
taking these precautions may result in an inability to communicate
with the part. In SPI mode, the CS pin is controlled by the bus
master. In both SPI and I
from the ADXL312 to the master device should be ignored during
writes to the ADXL312.
SPI
For SPI, either 3- or 4-wire configuration is possible, as shown
in the connection diagrams in Figure 21 and Figure 22. Clearing
the SPI bit in the DATA_FORMAT register (Address 0x31) selects
4-wire mode, whereas setting the SPI bit selects 3-wire mode.
The maximum SPI clock speed is 5 MHz with 100 pF maximum
loading, and the timing scheme follows clock polarity (CPOL) = 1
and clock phase (CPHA) = 1. If power is applied to the
ADXL312 before the clock polarity and phase of the host
processor are configured, the CS pin should be brought high
before changing the clock polarity and phase. When using 3-wire
SPI, it is recommended that the SDO pin be either pulled up to
V
2
C and SPI digital communications are available. In both cases,
DD I/O
DD I/O
or be driven by an external controller because there is no
or pulled down to GND via a 10 kΩ resistor.
Figure 21. 3-Wire SPI Connection Diagram
Figure 22. 4-Wire SPI Connection Diagram
ADXL312
ADXL312
DD I/O
. The CS pin should always be tied high to
SCLK
SCLK
SDIO
SDIO
SDO
SDI
CS
CS
2
C modes of operation, data transmitted
2
C mode is enabled if the CS pin
PROCESSOR
PROCESSOR
D OUT
D IN/OUT
D OUT
D OUT
D OUT
D IN
D OUT
Rev. 0 | Page 12 of 32
CS is the serial port enable line and is controlled by the SPI master.
This line must go low at the start of a transmission and high at
the end of a transmission, as shown in
serial port clock and is supplied by the SPI master. SCLK should
idle high during a period of no transmission. SDI and SDO are
the serial data input and output, respectively. Data is updated
on the falling edge of SCLK and should be sampled on the
rising edge of SCLK.
To read or write multiple bytes in a single transmission, the
multiple-byte bit, located after the R/ W bit in the first byte transfer
(MB in
addressing and the first byte of data, each subsequent set of
clock pulses (eight clock pulses) causes the ADXL312 to point
to the next register for a read or write. This shifting continues
until the clock pulses cease and
or writes on different, nonsequential registers, CS must be
deasserted between transmissions, and the new register must be
addressed separately.
The timing diagram for 3-wire SPI reads or writes is shown in
Figure 25. The 4-wire equivalents for SPI writes and reads are
shown in Figure 23 and Figure 24, respectively. For correct
operation of the part, the logic thresholds and timing
parameters in Table 8 and Table 9 must be met at all times.
Use of the 3200 Hz and 1600 Hz output data rates is only
recommended with SPI communication rates greater than or
equal to 2 MHz. The 800 Hz output data rate is recommended
only for communication speeds greater than or equal to 400 kHz,
and the remaining data rates scale proportionally. For example,
the minimum recommended communication speed for a 200 Hz
output data rate is 100 kHz. Operation at an output data rate
below the recommended minimum may result in undesirable
effects on the acceleration data, including missing samples or
additional noise.
Figure 23
to
Figure 25
), must be set. After the register
CS is deasserted. To perform reads
Figure 23
. SCLK is the