AT45DB081D-SU Atmel, AT45DB081D-SU Datasheet - Page 7

• Manufacturer Part Number: AT45DB081D-SU
• Description: IC FLASH 8MBIT 66MHZ 8SOIC
• Manufacturer: Atmel

Specifications of AT45DB081D-SU

• Format - Memory: FLASH
• Memory Type: DataFLASH
• Memory Size: 8M (4096 pages x 264 bytes)
• Speed: 66MHz
• Interface: SPI, RapidS
• Voltage - Supply: 2.7 V ~ 3.6 V
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 8-SOIC (5.3mm Width), 8-SOP, 8-SOEIAJ
• Architecture: Sectored
• Interface Type: SPI
• Supply Voltage (max): 3.6 V
• Supply Voltage (min): 2.7 V
• Maximum Operating Current: 15 mA
• Mounting Style: SMD/SMT
• Organization: 64 KB x 16
• Memory Configuration: 4096 Pages X 264 Bytes
• Clock Frequency: 50MHz
• Supply Voltage Range: 2.5V To 3.6V, 2.7V To 3.6V
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

6.4
6.5
3596M–DFLASH–5/10
Main Memory Page Read
Buffer Read
during the page boundary crossover (the crossover from the end of one page to the beginning of
the next page). When the last bit in the main memory array has been read, the device will con-
tinue reading back at the beginning of the first page of memory. As with crossing over page
boundaries, no delays will be incurred when wrapping around from the end of the array to the
beginning of the array. A low-to-high transition on the CS pin will terminate the read operation
and tri-state the output pin (SO). The Continuous Array Read bypasses both data buffers and
leaves the contents of the buffers unchanged.
A main memory page read allows the user to read data directly from any one of the 4,096 pages
in the main memory, bypassing both of the data buffers and leaving the contents of the buffers
unchanged. To start a page read from the Atmel
an opcode of D2H must be clocked into the device followed by three address bytes (which com-
prise the 24-bit page and byte address sequence) and four don’t care bytes. The first 12 bits
(PA11 - PA0) of the 21-bit address sequence specify the page in main memory to be read, and
the last nine bits (BA8 - BA0) of the 21-bit address sequence specify the starting byte address
within that page. To start a page read from the binary page size (256-bytes), the opcode D2H
must be clocked into the device followed by three address bytes and four don’t care bytes. The
first 12 bits (A19 - A8) of the 20-bits sequence specify which page of the main memory array to
read, and the last eight bits (A7 - A0) of the 20-bits address sequence specify the starting byte
address within the page. The don’t care bytes that follow the address bytes are sent to initialize
the read operation. Following the don’t care bytes, additional pulses on SCK result in data being
output on the SO (serial output) pin. The CS pin must remain low during the loading of the
opcode, the address bytes, the don’t care bytes, and the reading of data. When the end of a
page in main memory is reached, the device will continue reading back at the beginning of the
same page. A low-to-high transition on the CS pin will terminate the read operation and tri-state
the output pin (SO). The maximum SCK frequency allowable for the Main Memory Page Read is
defined by the f
leaves the contents of the buffers unchanged.
The SRAM data buffers can be accessed independently from the main memory array, and utiliz-
ing the Buffer Read Command allows data to be sequentially read directly from the buffers. Four
opcodes, D4H or D1H for buffer 1 and D6H or D3H for buffer 2 can be used for the Buffer Read
Command. The use of each opcode depends on the maximum SCK frequency that will be used
to read data from the buffer. The D4H and D6H opcode can be used at any SCK frequency up to
the maximum specified by f
read operations up to the maximum specified by f
To perform a buffer read from the standard DataFlash buffer (264-bytes), the opcode must be
clocked into the device followed by three address bytes comprised of 15 don’t care bits and
nine buffer address bits (BFA8 - BFA0). To perform a buffer read from the binary buffer (256-
bytes), the opcode must be clocked into the device followed by three address bytes comprised
of 16 don’t care bits and eight buffer address bits (BFA7 - BFA0). Following the address bytes,
one don’t care byte must be clocked in to initialize the read operation. The CS pin must remain
low during the loading of the opcode, the address bytes, the don’t care bytes, and the reading of
data. When the end of a buffer is reached, the device will continue reading back at the beginning
of the buffer. A low-to-high transition on the CS pin will terminate the read operation and tri-state
the output pin (SO).
SCK
specification. The Main Memory Page Read bypasses both data buffers and
CAR1
. The D1H and D3H opcode can be used for lower frequency
®
CAR2
DataFlash
.
Atmel AT45DB081D
®
standard page size (264-bytes),
7