AT45DB041D-SSU Atmel, AT45DB041D-SSU Datasheet - Page 9
![IC FLASH 4MBIT 66MHZ 8SOIC](/photos/6/50/65032/453-8-soic_sml.jpg)
AT45DB041D-SSU
Manufacturer Part Number
AT45DB041D-SSU
Description
IC FLASH 4MBIT 66MHZ 8SOIC
Manufacturer
Atmel
Specifications of AT45DB041D-SSU
Format - Memory
FLASH
Memory Type
DataFLASH
Memory Size
4M (2048 pages x 264 bytes)
Speed
66MHz
Interface
SPI, RapidS
Voltage - Supply
2.7 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Package / Case
8-SOIC (3.9mm Width)
Density
4Mb
Access Time (max)
6ns
Interface Type
Serial (SPI)
Boot Type
Not Required
Address Bus
1b
Operating Supply Voltage (typ)
3/3.3V
Operating Temp Range
-40C to 85C
Package Type
SOIC
Program/erase Volt (typ)
2.7 to 3.6V
Sync/async
Synchronous
Operating Temperature Classification
Industrial
Operating Supply Voltage (min)
2.7V
Operating Supply Voltage (max)
3.6V
Supply Current
15mA
Mounting
Surface Mount
Pin Count
8
Architecture
Sectored
Supply Voltage (max)
3.6 V
Supply Voltage (min)
2.7 V
Maximum Operating Current
15 mA
Mounting Style
SMD/SMT
Organization
64 KB x 8
Memory Configuration
2048 Pages X 256 Bytes
Clock Frequency
50MHz
Supply Voltage Range
2.7V To 3.6V
Memory Case Style
SOIC
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AT45DB041D-SSU
Manufacturer:
ATMEL
Quantity:
12 000
Part Number:
AT45DB041D-SSU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
AT45DB041D-SSU-2.5
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Table 7-1.
7.6
3595P–DFLASH–09/09
PA10/
A18
0
0
0
0
1
1
1
1
•
•
•
Sector Erase
PA9/
A17
0
0
0
0
1
1
1
1
•
•
•
Block Erase Addressing
PA8/
A16
0
0
0
0
1
1
1
1
•
•
•
The Sector Erase command can be used to individually erase any sector in the main memory.
There are 8 sectors and only one sector can be erased at one time. To perform sector 0a or sec-
tor 0b erase for the DataFlash standard page size (264 bytes), an opcode of 7CH must be
loaded into the device, followed by three address bytes comprised of 4 don’t care bits, 8 page
address bits (PA10 - PA3) and 12 don’t care bits. To perform a sector 1-7 erase, the opcode
7CH must be loaded into the device, followed by three address bytes comprised of 4 don’t care
bits, 3 page address bits (PA10 - PA8) and 17 don’t care bits. To perform sector 0a or sector 0b
erase for the binary page size (256 bytes), an opcode of 7CH must be loaded into the device,
followed by three address bytes comprised of 5 don’t care bit and 8 page address bits (A18 -
A11) and 11 don’t care bits. To perform a sector 1-15 erase, the opcode 7CH must be loaded
into the device, followed by three address bytes comprised of 5 don’t care bit and 3 page
address bits (A18 - A16) and 16 don’t care bits. The page address bits are used to specify any
valid address location within the sector which is to be erased. When a low-to-high transition
occurs on the CS pin, the part will erase the selected sector. The erase operation is internally
self-timed and should take place in a maximum time of t
will indicate that the part is busy.
PA7/
A15
0
0
0
0
1
1
1
1
•
•
•
PA6/
A14
0
0
0
0
1
1
1
1
•
•
•
PA5/
A13
0
0
0
0
1
1
1
1
•
•
•
PA4/
A12
0
0
1
1
0
0
1
1
•
•
•
PA3/
A11
0
1
0
1
0
1
0
1
•
•
•
PA2/
A10
X
X
X
X
X
X
X
X
•
•
•
SE
. During this time, the status register
PA1/
A9
X
X
X
X
X
X
X
X
•
•
•
PA0/
A8
AT45DB041D
X
X
X
X
X
X
X
X
•
•
•
Block
252
253
254
255
0
1
2
3
•
•
•
9