M29DW640F70N6E NUMONYX, M29DW640F70N6E Datasheet - Page 22

• Manufacturer Part Number: M29DW640F70N6E
• Description: IC FLASH 64MBIT 70NS 48TSOP
• Manufacturer: NUMONYX
• Series: Axcell™r

Specifications of M29DW640F70N6E

• Format - Memory: FLASH
• Memory Type: FLASH - Nor
• Memory Size: 64M (8Mx8, 4Mx16)
• Speed: 70ns
• Interface: Parallel
• Voltage - Supply: 2.7 V ~ 3.6 V
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 48-TSOP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Command interface
4.1.3
4.1.4
22/74
The Extended Block Status of the Extended Block can be read using a read operation, A6,
A3 and A2, at V
may be set to either V
80h is output on Data Input/Outputs DQ0-DQ7, otherwise 00h is output.
Read CFI Query command
The Read CFI Query Command is used to put the addressed bank in Read CFI Query
mode. Once in Read CFI Query mode Bus Read operations to the same bank will output
data from the Common Flash Interface (CFI) Memory Area. If the read operations are to a
different bank from the one specified in the command then the read operations will output
the contents of the memory array and not the CFI data.
One Bus Write cycle is required to issue the Read CFI Query Command. Care must be
taken to issue the command to one of the banks (A21-A19) along with the address shown in
Table 4
operations in the same bank (A21-A19) to the addresses shown in
read from the Common Flash Interface Memory Area.
This command is valid only when the device is in the Read Array or Autoselected mode. To
enter Read CFI query mode from Auto Select mode, the Read CFI Query command must
be issued to the same bank address as the Auto Select command, otherwise the device will
not enter Read CFI Query mode.
The Read/Reset command must be issued to return the device to the previous mode (the
Read Array mode or Autoselected mode). A second Read/Reset command would be
needed if the device is to be put in the Read Array mode from Autoselected mode.
See
the information contained in the Common Flash Interface (CFI) memory area.
Chip Erase command
The Chip Erase command can be used to erase the entire chip. Six Bus Write operations
are required to issue the Chip Erase Command and start the Program/Erase Controller.
If any blocks are protected then these are ignored and all the other blocks are erased. If all
of the blocks are protected the Chip Erase operation appears to start but will terminate
within about 100µs, leaving the data unchanged. No error condition is given when protected
blocks are ignored.
During the erase operation the memory will ignore all commands, including the Erase
Suspend command. It is not possible to issue any command to abort the operation. Typical
chip erase times are given in
operation will output the Status Register on the Data Inputs/Outputs. See the section on the
Status Register for more details.
After the Chip Erase operation has completed the memory will return to the Read Mode,
unless an error has occurred. When an error occurs the memory will continue to output the
Status Register. A Read/Reset command must be issued to reset the error condition and
return to Read Mode.
The Chip Erase Command sets all of the bits in unprotected blocks of the memory to ’1’. All
previous data is lost.
Appendix
and
Table 5
B,
IL
Table
, A0 and A1, at V
(A-1, A0-A10). Once the command is issued subsequent Bus Read
IL
25,
or V
Table
IH
Table
(Don't Care). If the Extended Block is "Factory Locked" then
26,
IH
8. All Bus Read operations during the Chip Erase
, and A21-A19 set to Bank Address A. The other bits
Table
27,
Table
28,
Table 29
and
Appendix B
Table 30
M29DW640F
for details on
(A7-A0), will