ISL8112IRZ Intersil, ISL8112IRZ Datasheet - Page 25

• Manufacturer Part Number: ISL8112IRZ
• Description: IC MAIN POWER SUPP CTRLR 32-QFN
• Manufacturer: Intersil
• Type: Step-Down (Buck)r

Specifications of ISL8112IRZ

• Internal Switch(s): No
• Synchronous Rectifier: Yes
• Number Of Outputs: 2
• Voltage - Output: 0.7 ~ 5.5 V
• Current - Output: 200mA
• Voltage - Input: 5.5 ~ 25 V
• Operating Temperature: -40°C ~ 100°C
• Mounting Type: Surface Mount
• Package / Case: 32-VQFN Exposed Pad, 32-HVQFN, 32-SQFN, 32-DHVQFN
• Power - Output: 5mW
• Rohs Compliant: YES
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Frequency - Switching: -

current. For example, use an MBR0530 (500mA-rated) type
for loads up to 1.5A, a 1N5817 type for loads up to 3A, or a
1N5821 type for loads up to 10A. The rectifier's rated
reverse breakdown voltage must be at least equal to the
maximum input voltage, preferably with a 20% derating
factor.
Applications Information
Dropout Performance
The output voltage-adjust range for continuous-conduction
operation is restricted by the nonadjustable 350ns (max)
minimum off-time one-shot. Use the slower 5V SMPS for the
higher of the two output voltages for best dropout
performance in adjustable feedback mode. The duty-factor
limit must be calculated using worst-case values for on-times
and off-times, when working with low input voltages.
Manufacturing tolerances and internal propagation delays
introduce an error to the FS K-factor. Also, keep in mind that
transient-response performance of buck regulators operated
close to dropout is poor, and bulk output capacitance must
often be added (see Equation 10 on page 23).
The absolute point of dropout occurs when the inductor
current ramps down during the minimum off-time (ΔI
as much as it ramps up during the on-time (ΔI
h = ΔI
current higher in response to increased load, and must
always be greater than 1. As h approaches 1, the absolute
minimum dropout point, the inductor current is less able to
increase during each switching cycle and V
increases unless additional output capacitance is used.
A reasonable minimum value for h is 1.5, but this can be
adjusted up or down to allow trade-offs between V
output capacitance and minimum operating voltage. For a
given value of h, the minimum operating voltage can be
calculated as:
where V
in the discharge and charge paths (see “On-Time One-Shot
(FS)” on page 12), t
Specifications” table on page 4 and K is taken from Table 2.
The absolute minimum input voltage is calculated with h = 1.
Operating frequency must be reduced or h must be
increased and output capacitance added to obtain an
acceptable V
required minimum input voltage. Calculate V
of adequate transient response if operation near dropout is
anticipated.
Dropout Design Example:
ISL8112: With V
t
the minimum V
V
OFF(MIN)
IN MIN
(
UP
)
DROP1
/ΔI
=
= 350ns, V
DOWN
(
-------------------------------------------------- -
1
V
SAG
–
OUT_
IN
⎛
⎝
OUT2
and V
t
----------------------------------- -
OFF MIN
is:
if calculated V
indicates the ability to slew the inductor
OFF(MIN)
+
DROP1
(
= 5V, fsw = 400kHz, K = 2.25µs,
V
K
DROP2
DROP
)
⋅
h
= V
⎞
⎠
)
25
are the parasitic voltage drops
is from the “Electrical
+
DROP2
V
IN(MIN)
DROP2
= 100mV, and h = 1.5,
is greater than the
–
V
DROP1
SAG
SAG
UP
greatly
). The ratio
to be sure
SAG,
DOWN
(EQ. 22)
)
ISL8112
Calculating with h = 1 yields:
Therefore, V
voltage with reasonable output capacitance would be 7.5V.
PC Board Layout Guidelines
Careful PC board layout is critical to achieve minimal
switching losses and clean, stable operation. This is
especially true when multiple converters are on the same PC
board where one circuit can affect the other. Refer to the
ISL8112 Evaluation Kit data sheet for a specific layout
example.
Mount all of the power components on the top side of the
board with their ground terminals flush against one another,
if possible. Follow these guidelines for good PC board
layout:
• Isolate the power components on the top side from the
• Use a star ground connection on the power plane to
• Keep the high-current paths short, especially at the
• Keep the power traces and load connections short. This
• PH_ (ISL8112) and GND connections to the synchronous
• When trade-offs in trace lengths must be made, it is
V
V
IN MIN
IN MIN
sensitive analog components on the bottom side with a
ground shield. Use a separate PGND plane under the
VSEN1 and VSEN2 sides (called PGND1 and PGND2).
Avoid the introduction of AC currents into the PGND1 and
PGND2 ground planes. Run the power plane ground
currents on the top side only, if possible.
minimize the crosstalk between VSEN1 and VSEN2.
ground terminals. This practice is essential for stable,
jitter-free operation.
practice is essential for high efficiency. Using thick copper
PC boards (2oz vs. 1oz) can enhance full-load efficiency
by 1% or more. Correctly routing PC board traces must be
approached in terms of fractions of centimeters, where a
single mΩ of excess trace resistance causes a
measurable efficiency penalty.
rectifiers for current limiting must be made using Kelvin-
sense connections to guarantee the current-limit accuracy
with 8-pin SO MOSFETs. This is best done by routing
power to the MOSFETs from outside using the top copper
layer, while connecting PH_ traces inside (underneath) the
MOSFETs.
preferable to allow the inductor charging path to be made
longer than the discharge path. For example, it is better to
allow some extra distance between the input capacitors
and the high-side MOSFET than to allow distance
between the inductor and the synchronous rectifier or
between the inductor and the output filter capacitor.
(
(
)
)
=
=
----------------------------------------------
1
-----------------------------------------
1
IN
–
(
–
(
5V
⎛
⎝
⎛
⎝
must be greater than 6.65V. A practical input
5V
0.35μs 1.5
-------------------------------
0.35μs 1
--------------------------
2.25μs
+
2.25μs
+
0.1V
0.1V
⋅
⋅
)
)
⎞
⎠
+
⎞
⎠
+
0.1V 0.1V
0.1V 0.1V
–
–
=
=
6.04V
6.65V
August 10, 2010
(EQ. 23)
(EQ. 24)
FN6396.1