MPC8379E-MDS-PB Freescale Semiconductor, MPC8379E-MDS-PB Datasheet - Page 100

no-image

MPC8379E-MDS-PB

Manufacturer Part Number
MPC8379E-MDS-PB
Description
BOARD PROCESSOR FOR MDS S
Manufacturer
Freescale Semiconductor
Series
PowerQUICC II™ PROr
Type
MPUr
Datasheet

Specifications of MPC8379E-MDS-PB

Contents
Board
For Use With/related Products
MPC8379
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Clocking
As described in
configuration word low and the CFG_CLKIN_DIV configuration input signal select the ratio between the
primary clock input (CLKIN or PCI_CLK) and the internal coherent system bus clock (csb_clk).
and
CLKIN/PCI_SYNC_IN ratios.
The RCWLR[SVCOD] denotes the system PLL VCO internal frequency as shown in
100
CFG_CLKIN_DIV
Table 75
at Reset
High
High
High
High
High
show the expected frequency values for the CSB frequency for select csb_clk to
1
Section 22, “Clocking,”
RCWLR[SVCOD]
RCWLR[SPMF]
MPC8379E PowerQUICC II Pro Processor Hardware Specifications, Rev. 4
0111–1111
0000
0001
0010
0011
0100
0101
0110
00
01
10
11
SPMF
0010
0011
0100
0101
0110
Table 74. CSB Frequency Options for Host Mode
Table 72. System PLL Multiplication Factors
Table 73. System PLL VCO Divider
The LBIUCM, DDRCM, and SPMF parameters in the reset
Input Clock Ratio
csb_clk :
2 : 1
3 : 1
4 : 1
5 : 1
6 : 1
2
System PLL Multiplication Factor
150
25
VCO Division Factor
Input Clock Frequency (MHz)
csb_clk Frequency (MHz)
× 7 to × 15
Reserved
Reserved
× 2
× 3
× 4
× 5
× 6
4
8
2
1
33.33
133
167
200
Freescale Semiconductor
Table
73.
66.67
Table 74
2
133
200
267
333
400

Related parts for MPC8379E-MDS-PB