EVAL-AD1895EB Analog Devices Inc, EVAL-AD1895EB Datasheet - Page 21
![no-image](/images/manufacturer_photos/0/0/57/analog_devices_inc_sml.jpg)
EVAL-AD1895EB
Manufacturer Part Number
EVAL-AD1895EB
Description
BOARD EVAL FOR AD1895
Manufacturer
Analog Devices Inc
Type
Sample Rate Converterr
Datasheet
1.EVAL-AD1895EB.pdf
(28 pages)
Specifications of EVAL-AD1895EB
Rohs Status
RoHS non-compliant
Contents
Evaluation Board
For Use With/related Products
AD1895
"MACROS
//INPUT SERIAL DATA FORMATS
// S3 position 0, LEFT-JUSTIFIED
// S3 position 1, I2S
// S3 position 2, RIGHT-JUSTIFIED 24-BITS
// S3 position 3, RIGHT-JUSTIFIED 20-BITS
// S3 position 4, RIGHT-JUSTIFIED 18-BITS
// S3 position 5, RIGHT-JUSTIFIED 16-BITS
// S3 positions 6,7 are not used
//MASTER_SLAVE MODE MAPPING
// S4 position 7, INPUT/OUTPUT SERIAL PORTS IN SLAVE MODE
// S4 position 6, OUTPUT SERIAL PORT IN MASTER MODE FSX768
// S4 position 5, OUTPUT SERIAL PORT IN MASTER MODE FSX512
// S4 position 4, OUTPUT SERIAL PORT IN MASTER MODE FSX256
// S4 position 3, INPUT SERIAL PORT IN MATCHED_PHASE MODE
// S4 position 2, INPUT SERIAL PORT IN MASTER MODE FSX768
// S4 position 1, INPUT SERIAL PORT IN MASTER MODE FSX512
// S4 position 0, INPUT SERIAL PORT IN MASTER MODE FSX256
EQUATIONS
// AD1896 ASRC Input Serial Port Interface Mode Select
// CS8414 DIR Interface Mode Select, DIR_FSYNC and DIR_SCLK are bi-directional signals.
// If AD1896 input serial port is in slave mode, the CS8414 DIR RJ-24 and RJ-20 modes
// are not supported.
// IO control logic
"==========================================================================
LJ
I2S
RJ24
RJ20
RJ18
RJ16
BOTH_SLAVE =
O_MAS_768
O_MAS_512
O_MAS_256
MATCH_PHASE = (MS_MODE2 & !MS_MODE1 & !MS_MODE0);
IN_MAS_768 = (MS_MODE2 & !MS_MODE1 & MS_MODE0);
IN_MAS_512 = (MS_MODE2 & MS_MODE1 & !MS_MODE0);
IN_MAS_256 = (MS_MODE2 & MS_MODE1 & MS_MODE0);
SMODE_I_2 = RJ24 # RJ20 # RJ18 # RJ16;
SMODE_I_1 = RJ24 # RJ20;
SMODE_I_0 = RJ24 # RJ18 # I2S;
M0 =
M1 =
M2 = RJ18 # RJ16;
M3 = 0;
DDI_SCLK.oe
DDI_LRCLK.oe = (IN_MAS_768 # IN_MAS_512 # IN_MAS_256);
DIR_FSYNC.oe = (IN_MAS_768 # IN_MAS_512 # IN_MAS_256);
# ((LJ # RJ24 # RJ20 # I2S) & (IN_MAS_768 # IN_MAS_512 # IN_MAS_256));
# (I2S & (IN_MAS_768 # IN_MAS_512 # IN_MAS_256));
=
(RJ16 & (BOTH_SLAVE # MATCH_PHASE # O_MAS_768 # O_MAS_512 # O_MAS_256))
((I2S # RJ18) & (BOTH_SLAVE # MATCH_PHASE # O_MAS_768 # O_MAS_512 # O_MAS_256))
=
=
=
=
=
( IN_MODE2 & IN_MODE1 & IN_MODE0);
( IN_MODE2 & IN_MODE1 & !IN_MODE0);
( IN_MODE2 & !IN_MODE1 & IN_MODE0);
( IN_MODE2 & !IN_MODE1 & !IN_MODE0);
( !IN_MODE2 & IN_MODE1 & IN_MODE0);
( !IN_MODE2 & IN_MODE1 & !IN_MODE0);
= (!MS_MODE2 & !MS_MODE1 & MS_MODE0);
= (!MS_MODE2 & MS_MODE1 & !MS_MODE0);
= (!MS_MODE2 & MS_MODE1 & MS_MODE0);
= (IN_MAS_768 # IN_MAS_512 # IN_MAS_256);
(!MS_MODE2 & !MS_MODE1 & !MS_MODE0);
in_pld.abl
EVAL-AD1895EB