ST92F150CV1TB STMicroelectronics, ST92F150CV1TB Datasheet - Page 109

• Manufacturer Part Number: ST92F150CV1TB
• Description: MCU 8BIT 128K FLASH 100TQFP
• Manufacturer: STMicroelectronics
• Series: ST9r

Specifications of ST92F150CV1TB

• Core Processor: ST9
• Core Size: 8/16-Bit
• Speed: 24MHz
• Connectivity: CAN, EBI/EMI, I²C, LIN, SCI, SPI
• Peripherals: DMA, LVD, POR, PWM, WDT
• Number Of I /o: 77
• Program Memory Size: 128KB (128K x 8)
• Program Memory Type: FLASH
• Eeprom Size: 1K x 8
• Ram Size: 4K x 8
• Voltage - Supply (vcc/vdd): 4.5 V ~ 5.5 V
• Data Converters: A/D 16x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 105°C
• Package / Case: 100-TQFP, 100-VQFP
• Processor Series: ST92F15x
• Core: ST9
• Data Bus Width: 8 bit, 16 bit
• Data Ram Size: 6 KB
• Interface Type: CAN, I2C, SCI, SPI
• Maximum Clock Frequency: 24 MHz
• Number Of Programmable I/os: 80
• Number Of Timers: 5 x 16 bit
• Operating Supply Voltage: 4.5 V to 5.5 V
• Maximum Operating Temperature: + 105 C
• Mounting Style: SMD/SMT
• Development Tools By Supplier: ST92F150-EPB
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 16 bit x 10 bit
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: 497-4883

INTERRUPT REGISTERS (Cont’d)
INTERRUPT MASK REGISTER HIGH (SIMRH)
R245 - Read/Write
Register Page: 60
Reset value: 0000 0000 (00h)
Bits 7:1 = Reserved.
Bit 0 = IMI0 Channel I Mask bit
The IMI0 bit is set and cleared by software to ena-
ble or disable interrupts on channel I0 .
0: Interrupt masked
1: An interrupt is generated if the IPI0 bit is set in
INTERRUPT MASK REGISTER LOW (SIMRL)
R246 - Read/Write
Register Page: 60
Reset value: 0000 0000 (00h)
Bits 7:0 = IMxx Channel E to H Mask bits
The IMxx bits are set and cleared by software to
enable or disable on channel xx interrupts.
0: Interrupt masked
1: An interrupt is generated if the corresponding
INTERRUPT
HIGH (SITRH)
R247 - Read/Write
Register Page: 60
Reset value: 0000 0000 (00h)
Bits 7:1 = Reserved.
Bit 0 = ITEI0 Channel I0 Trigger Event
This bit is set and cleared by software to define the
polarity of the channel I0 trigger event
0: The I0 pending bit will be set on the falling edge
IMH1 IMH0 IMG1 IMG0
the SIPRH register.
IPxx bit is set in the SIPRL register.
of the interrupt line
7
7
7
-
-
-
-
-
-
TRIGGER
-
-
IMF1
-
-
EVENT
IMF0
-
-
IME1
REGISTER
-
-
ITEI0
IME0
IMI0
0
0
0
1: The I0 pending bit will be set on the rising edge
Note: The ITEI0 bit must be set to enable the SCI-
A interrupt as the SCI-A interrupt event is a rising
edge event.
INTERRUPT TRIGGER EVENT REGISTER LOW
(SITRL)
R248 - Read/Write
Register Page: 60
Reset value: 0000 0000 (00h)
Bits 7:0 = ITExx Channel E to H Trigger Event
The ITExx bits are set and cleared by software to
define the polarity of the channel xx trigger event
0: The corresponding pending bit will be set on the
1: The corresponding pending bit will be set on the
Note: The ITExx bits must be set to enable the
CAN interrupts as the CAN interrupt events are ris-
ing edge events.
Note: If either a rising or a falling edge occurs on
the interrupt lines during a write access to the
ITER register, the pending bit will not be set.
INTERRUPT
(SIPRH)
R249 - Read/Write
Register Page: 60
Reset value: 0000 0000 (00h)
Bits 7:1 = Reserved.
Bit 0 = IPI0 Channel I0 Pending bit
The IPI0 bit is set by hardware on occurrence of
the trigger event. (as specified in the ITR register)
and is cleared by hardware on interrupt acknowl-
edge.
0 : No interrupt pending
1 : Interrupt pending
ITEH1 ITEH0 ITEG1 ITEG0 ITEF1
of the interrupt line
falling edge of the interrupt line
rising edge of the interrupt line
7
7
-
ST92F124/F150/F250 - INTERRUPTS
-
-
PENDING
-
-
REGISTER
ITEF0 ITEE1
-
-
109/429
ITEE0
HIGH
IPI0
0
0
9