MT48LC8M16A2P-75 IT:G TR Micron Technology Inc, MT48LC8M16A2P-75 IT:G TR Datasheet - Page 57

DRAM Chip SDRAM 128M-Bit 8Mx16 3.3V 54-Pin TSOP-II T/R

MT48LC8M16A2P-75 IT:G TR

Manufacturer Part Number
MT48LC8M16A2P-75 IT:G TR
Description
DRAM Chip SDRAM 128M-Bit 8Mx16 3.3V 54-Pin TSOP-II T/R
Manufacturer
Micron Technology Inc
Type
SDRAMr
Datasheet

Specifications of MT48LC8M16A2P-75 IT:G TR

Density
128 Mb
Maximum Clock Rate
133 MHz
Package
54TSOP-II
Address Bus Width
14 Bit
Operating Supply Voltage
3.3 V
Maximum Random Access Time
6|5.4 ns
Operating Temperature
-40 to 85 °C
Format - Memory
RAM
Memory Type
SDRAM
Memory Size
128M (8Mx16)
Speed
133MHz
Interface
Parallel
Voltage - Supply
3 V ~ 3.6 V
Package / Case
54-TSOP II
Organization
8Mx16
Address Bus
14b
Access Time (max)
6/5.4ns
Operating Supply Voltage (typ)
3.3V
Package Type
TSOP-II
Operating Temp Range
-40C to 85C
Operating Supply Voltage (max)
3.6V
Operating Supply Voltage (min)
3V
Supply Current
150mA
Pin Count
54
Mounting
Surface Mount
Operating Temperature Classification
Industrial
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
557-1099-2
Figure 41:
PDF: 09005aef8091e66d/Source: 09005aef8091e625
128MSDRAM_2.fm - Rev. N 1/09 EN
COMMAND
A0–A9, A11
BA0, BA1
CLK
CKE
A10
DQ
High-Z
Precharge all
t CKS
active banks
t CMS
Self Refresh Mode
t
SINGLE BANK
AS
PRECHARGE
ALL BANKS
BANK(S)
T0
Notes:
t CKH
t CMH
t
AH
t CK
1. No maximum time limit for self refresh.
2.
3. Self refresh mode not supported on automotive temperature (AT) devices.
t RP
t
XSR requires minimum of 2 clocks regardless of frequency or timing.
T1
NOP
t CH
Enter self refresh mode
t CKS
t CL
REFRESH
AUTO
CLK stable prior to exiting
T2
self refresh mode
t RAS min
(
(
(
(
(
(
(
)
)
(
(
)
(
)
(
)
(
)
)
(
)
)
)
)
)
(
)
(
(
(
(
(
(
)
)
(
(
(
)
(
)
(
(
)
(
)
)
(
)
(
)
)
)
)
)
)
)
)
(
(
)
(
)
)
57
1
(Restart refresh time base)
Micron Technology, Inc., reserves the right to change products or specifications without notice.
t
Exit self refresh mode
RAS MAX applies to non-self refresh mode.
Tn + 1
NOP
t XSR
(
(
(
(
(
(
(
(
)
(
)
(
(
)
(
)
(
)
(
)
)
)
)
(
)
)
)
)
)
)
(
(
(
(
(
(
(
(
(
)
(
)
(
)
(
)
(
)
(
)
)
(
)
)
)
)
)
)
)
)
128Mb: x4, x8, x16 SDRAM
or COMMAND
INHIBIT
To + 1
©1999 Micron Technology, Inc. All rights reserved.
Timing Diagrams
To + 2
REFRESH
AUTO
DON’T CARE

Related parts for MT48LC8M16A2P-75 IT:G TR