82V2041EPPG IDT, Integrated Device Technology Inc, 82V2041EPPG Datasheet - Page 50

• Manufacturer Part Number: 82V2041EPPG
• Manufacturer: IDT, Integrated Device Technology Inc

Specifications of 82V2041EPPG

• Number Of Transceivers: 1
• Screening Level: Industrial
• Mounting: Surface Mount
• Package Type: TQFP
• Operating Temperature (min): -40C
• Operating Temperature (max): 85C
• Lead Free Status / RoHS Status: Compliant

4.3.6
Table-43 STAT0: Line Status Register 0 (real time status monitor)
Programming Information
IDT82V2041E
TCLK_LOS
IBLBA_S
IBLBD_S
PRBS_S
Symbol
LINE STATUS REGISTERS
-
(R, Address = 17H)
Bit
6
5
4
7
3
Default
0
0
0
0
0
Reserved
In-band Loopback activate code receive status indication
= 0: No Inband Loopback activate code is detected
= 1: Activate signal is detected and then received over a period of more than t ms, with a bit error rate less than 10
2
Note1:
If automatic remote loopback switching is disabled (ARLP = 0), t = 40 ms.
If automatic remote loopback switching is enabled (ARLP = 1), t = 5.1 s. The rising edge of this bit activates the
remote loopback operation in local end.
Note2:
If IBLBA_IM=0:
A ‘0’ to ‘1’ transition on this bit causes an activate code detected interrupt if IBLBA _IES bit is ‘0’;
Any changes of this bit causes an activate code detected interrupt if IBLBA _IES bit is set to ‘1’.
In-band Loopback deactivate code receive status indication
= 0: No Inband Loopback deactivate signal is detected
= 1: The Inband Loopback deactivate signal is detected and then received over a period of more than t, with a bit
error rate less than 10
Note1:
If automatic remote loopback switching is disabled (ARLP = 0), t = 40 ms.
If automatic remote loopback switching is enabled (ARLP = 1), t = 5.1 s. The rising edge of this bit disables the
remote loopback operation.
Note2:
If IBLBD_IM=0:
A ‘0’ to ‘1’ transition on this bit causes a deactivate code detected interrupt if IBLBD _IES bit is ‘0’
Any changes of this bit causes a deactivate code detected interrupt if IBLBD _IES bit is set to ‘1’
Synchronous status indication of PRBS/QRSS (real time)
= 0: 2
= 1: 2
Note:
If PRBS_IM=0:
A ‘0’ to ‘1’ transition on this bit causes a synchronous status detected interrupt if PRBS _IES bit is ‘0’.
Any changes of this bit causes an interrupt if PRBS_IES bit is set to ‘1’.
TCLK loss indication
= 0: Normal
= 1: TCLK pin has not toggled for more than 70 MCLK cycles.
Note:
If TCLK_IM=0:
A ‘0’ to ‘1’ transition on this bit causes an interrupt if TCLK _IES bit is ‘0’.
Any changes of this bit causes an interrupt if TCLK_IES bit is set to ‘1’.
. The bit remains set as long as the bit error rate does not exceed 10
15
15
-1 (E1) PRBS or 2
-1 (E1) PRBS or 2
-2
. The bit remains set as long as the bit error rate does not exceed 10
20
20
SINGLE CHANNEL T1/E1/J1 SHORT HAUL LINE INTERFACE UNIT
-1 (T1/J1) QRSS is not detected
-1 (T1/J1) QRSS is detected
50
Description
-2
.
December 9, 2005
-2
.
-