ISP1760BEGA STEricsson, ISP1760BEGA Datasheet - Page 101

• Manufacturer Part Number: ISP1760BEGA
• Manufacturer: STEricsson

Specifications of ISP1760BEGA

• Package Type: LQFP
• Pin Count: 128
• Lead Free Status / RoHS Status: Compliant

19. Tables
Table 1.
Table 2.
Table 3.
Table 4.
Table 5.
Table 6.
Table 7.
Table 8.
Table 9.
Table 10. HCIVERSION - Host Controller Interface Version
Table 11. HCSPARAMS - Host Controller Structural
Table 12. HCSPARAMS - Host Controller Structural
Table 13. HCCPARAMS - Host Controller Capability
Table 14. HCCPARAMS - Host Controller Capability
Table 15. USBCMD - USB Command register (address
Table 16. USBCMD - USB Command register (address
Table 17. USBSTS - USB Status register (address 0024h)
Table 18. USBSTS - USB Status register (address 0024h)
Table 19. FRINDEX - Frame Index register (address:
Table 20. FRINDEX - Frame Index register (address:
Table 21. CONFIGFLAG - Configure Flag register (address
Table 22. CONFIGFLAG - Configure Flag register (address
Table 23. PORTSC1 - Port Status and Control 1 register
Table 24. PORTSC1 - Port Status and Control 1 register
Table 25. ISO PTD Done Map register (address 0130h) bit
CD00222702
Product data sheet
Ordering information . . . . . . . . . . . . . . . . . . . . .3
Pin description . . . . . . . . . . . . . . . . . . . . . . . . . .6
Port connection scenarios . . . . . . . . . . . . . . . .15
Memory address . . . . . . . . . . . . . . . . . . . . . . .17
Using the IRQ Mask AND or IRQ Mask OR
registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .23
Hybrid mode . . . . . . . . . . . . . . . . . . . . . . . . . .27
Pin status in hybrid mode . . . . . . . . . . . . . . . .27
Register overview . . . . . . . . . . . . . . . . . . . . . .29
CAPLENGTH - Capability Length register
(address 0000h) bit description . . . . . . . . . . . .30
Number register (address 0002h) bit
description . . . . . . . . . . . . . . . . . . . . . . . . . . . .30
Parameters register (address 0004h) bit
allocation . . . . . . . . . . . . . . . . . . . . . . . . . . . . .30
Parameters register (address 0004h) bit
description . . . . . . . . . . . . . . . . . . . . . . . . . . . .31
Parameters register (address 0008h) bit
allocation . . . . . . . . . . . . . . . . . . . . . . . . . . . . .31
Parameters register (address 0008h) bit
description . . . . . . . . . . . . . . . . . . . . . . . . . . . .32
0020h) bit allocation . . . . . . . . . . . . . . . . . . . .33
0020h) bit description . . . . . . . . . . . . . . . . . . .33
bit allocation . . . . . . . . . . . . . . . . . . . . . . . . . . .33
bit description . . . . . . . . . . . . . . . . . . . . . . . . .34
002Ch) bit allocation . . . . . . . . . . . . . . . . . . . .34
002Ch) bit description . . . . . . . . . . . . . . . . . . .35
0060h) bit allocation . . . . . . . . . . . . . . . . . . . .35
0060h) bit description . . . . . . . . . . . . . . . . . . .36
(address 0064h) bit allocation . . . . . . . . . . . . .36
(address 0064h) bit description . . . . . . . . . . . .37
description . . . . . . . . . . . . . . . . . . . . . . . . . . . .37
Rev. 08 — 13 April 2010
Table 26. ISO PTD Skip Map register (address 0134h) bit
Table 27. ISO PTD Last PTD register (address 0138h) bit
Table 28. INT PTD Done Map register (address 0140h) bit
Table 29. INT PTD Skip Map register (address 0144h) bit
Table 30. INT PTD Last PTD register (address 0148h) bit
Table 31. ATL PTD Done Map register (address 0150h) bit
Table 32. ATL PTD Skip Map register (address 0154h) bit
Table 33. ATL PTD Last PTD register (address 0158h) bit
Table 34. HW Mode Control - Hardware Mode Control
Table 35. HW Mode Control - Hardware Mode Control
Table 36. Chip ID - Chip Identifier register (address 0304h)
Table 37. Scratch register (address 0308h) bit
Table 38. SW Reset - Software Reset register (address
Table 39. SW Reset - Software Reset register (address
Table 40. DMA Configuration register (address 0330h) bit
Table 41. DMA Configuration register (address 0330h) bit
Table 42. Buffer Status register (address 0334h) bit
Table 43. Buffer Status register (address 0334h) bit
Table 44. ATL Done Timeout register (address 0338h) bit
Table 45. Memory register (address 033Ch) bit
Table 46. Memory register (address 033Ch) bit
Table 47. Force Hub Configuration register (address 0014h)
Table 48. Force Hub Configuration register (address 0014h)
Table 49. Force Port Enable register (address 0018h) bit
description . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
description . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
description . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
description . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
description . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
description . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
description . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
description . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40
register (address 0300h) bit allocation . . . . . . 40
register (address 0300h) bit description . . . . . 41
bit description . . . . . . . . . . . . . . . . . . . . . . . . . 42
description . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42
030Ch) bit allocation . . . . . . . . . . . . . . . . . . . . 42
030Ch) bit description . . . . . . . . . . . . . . . . . . . 43
allocation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43
description . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44
allocation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44
description . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45
description . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45
allocation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46
description . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46
bit allocation . . . . . . . . . . . . . . . . . . . . . . . . . . 46
bit description . . . . . . . . . . . . . . . . . . . . . . . . . 47
allocation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47
Embedded Hi-Speed USB host controller
© ST-ERICSSON 2010. All rights reserved.
ISP1760
continued >>
101 of 105