ISP1760BEGA STEricsson, ISP1760BEGA Datasheet - Page 93

• Manufacturer Part Number: ISP1760BEGA
• Manufacturer: STEricsson

Specifications of ISP1760BEGA

• Package Type: LQFP
• Pin Count: 128
• Lead Free Status / RoHS Status: Compliant

CD00222702
Product data sheet
14.2.2 Single cycle: DMA write
Table 101. DMA read (single cycle)
T
Table 102. DMA write (single cycle)
T
Symbol
t
t
t
t
Symbol Parameter
V
t
t
t
t
t
t
t
t
V
t
t
t
t
t
t
t
t
w14
a34
a44
h14
a15
a25
h15
h25
su15
a35
cy15
w15
a15
a25
h15
h25
su15
a35
cy15
w15
amb
Fig 19. DMA write (single cycle)
amb
CC(I/O)
CC(I/O)
=
=
−
−
40
40
= 1.65 V to 1.95 V
= 3.3 V to 3.6 V
DREQ
DACK
WR_N
DREQ and DACK are active HIGH.
DACK assertion time after DREQ assertion
WR_N assertion time after DACK assertion
data hold time after WR_N de-assertion
DACK hold time after WR_N de-assertion
data set-up time before WR_N de-assertion
DREQ de-assertion time after WR_N assertion
last DACK strobe de-assertion to next DREQ
assertion time
WR_N pulse width
DACK assertion time after DREQ assertion
WR_N assertion time after DACK assertion
data hold time after WR_N de-assertion
DACK hold time after WR_N de-assertion
data set-up time before WR_N de-assertion
DREQ de-assertion time after WR_N assertion
last DACK strobe de-assertion to next DREQ
assertion time
WR_N pulse width
DATA
°
°
Parameter
RD_N pulse width
DREQ de-assertion time after RD_N assertion
DACK de-assertion to next DREQ assertion time -
data hold time after RD_N de-asserts
C to +85
C to +85
°
°
C; unless otherwise specified.
C; unless otherwise specified.
t
a25
Rev. 08 — 13 April 2010
t
a15
t
a35
t
w15
…continued
t
su15
data
t
h25
Embedded Hi-Speed USB host controller
t
cy15
t
h15
Min
-
-
> t
Min
0
1
3
0
5.5
-
-
22
0
1
2
0
5.5
-
-
22
d14
data 1
Max
-
18
56
5
© ST-ERICSSON 2010. All rights reserved.
Max
-
-
-
-
-
28
82
-
-
-
-
-
-
16
82
-
ISP1760
004aaa525
Unit
ns
ns
ns
ns
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
93 of 105