ICS1893Y-10LFT IDT, Integrated Device Technology Inc, ICS1893Y-10LFT Datasheet - Page 58

• Manufacturer Part Number: ICS1893Y-10LFT
• Description: PHYCEIVER LOW PWR 3.3V 64-TQFP
• Manufacturer: IDT, Integrated Device Technology Inc
• Series: PHYceiver™r
• Type: PHY Transceiverr

Specifications of ICS1893Y-10LFT

• Protocol: MII
• Voltage - Supply: 3.14 V ~ 3.47 V
• Mounting Type: Surface Mount
• Package / Case: 64-TQFP, 64-VQFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Number Of Drivers/receivers: -
• Lead Free Status / RoHS Status: Compliant, Lead free / RoHS Compliant
• Other names: 1893Y-10LFT

6.6 Functional Block: Management Interface
6.6.1 Management Register Set Summary
6.6.2 Management Frame Structure
ICS1893Y-10 Rev F 1/20/04
As part of the MAC/Repeater Interface, the ICS1893Y-10 provides a two-wire serial management interface
which complies with the ISO/IEC 8802-3 standard MII Serial Management Interface. This interface is used
to exchange control, status, and configuration information between a Station Management entity (STA) and
the physical layer device (PHY). The PHY and STA exchange this data through a pre-defined set of
management registers. The ISO/IEC standard specifies the following components of this serial
management interface:
•
•
•
In compliance with the ISO/IEC specification, the ICS1893Y-10 implementation of the serial management
interface provides a bi-directional data pin (MDIO) along with a clock (MDC) for synchronizing the
exchange of data. These pins remain active in all ICS1893Y-10 MAC/Repeater Interface modes (that is, the
10/100 MII, 100M Symbol, and 10M Serial interface modes).
The ICS1893Y-10 implements a Management Register set that adheres to the ISO/IEC standard. This
register set (discussed in detail in
Control and Status registers and the ISO/IEC ‘Extended’ registers as well as some ICS-specific registers.
The Serial Management Interface is a synchronous, bi-directional, two-wire, serial interface for the
exchange of configuration, control, and status data between a PHY, such as an ICS1893Y-10, and an STA.
All data transferred on an MDIO signal is synchronized by its MDC signal. The PHY and STA exchange
data through a pre-defined register set.
The ICS1893Y-10 complies with the ISO/IEC defined Management Frame Structure and protocol. This
structure supports both read and write operations.
Structure.
Note:
Table 6-2. Management Frame Structure Summary
PRE
SFD
OP
PHYAD
REGAD
TA
DATA
A set of registers
The frame structure
The protocol
Acronym
ICS1893Y-10 Data Sheet - Release
The Management Frame Structure starts from and returns to an IDLE condition. However, the IDLE
periods are not part of the Management Frame Structure.
Preamble (Bit 1.6)
Start of Frame
Operation Code
PHY Address (Bits 16.10:6)
Register Address
Turnaround
Data
Frame Field
(Section 6.6.1, “Management Register Set
(Section 6.6.2, “Management Frame
Frame Function
Copyright © 2004, Integrated Circuit Systems, Inc.
Chapter 7, “Management Register
All rights reserved.
58
11..11
01
10/01 (read/write)
AAAAA
RRRRR
Z0/10 (read/write)
DDD..DD
Table 6-2
Data
Structure”)
summarizes the Management Frame
Summary”)
Set”) includes the mandatory ‘Basic’
32 ones
2 bits
2 bits
5 bits
5 bits
2 bits
16 bits
Comment
Chapter 6 Functional Blocks
January, 2004