AM486DX5-133V16BHC AMD (ADVANCED MICRO DEVICES), AM486DX5-133V16BHC Datasheet - Page 46

• Manufacturer Part Number: AM486DX5-133V16BHC
• Manufacturer: AMD (ADVANCED MICRO DEVICES)

Specifications of AM486DX5-133V16BHC

• Family Name: Am486
• Device Core Size: 32b
• Frequency (max): 133MHz
• Instruction Set Architecture: RISC
• Supply Voltage 1 (typ): 3.3V
• Operating Supply Voltage (max): 3.6V
• Operating Supply Voltage (min): 3V
• Operating Temp Range: 0C to 85C
• Operating Temperature Classification: Commercial
• Mounting: Surface Mount
• Pin Count: 208
• Package Type: SQFP
• Lead Free Status / Rohs Status: Not Compliant

46
6.7.4 I/O Trap Restart
The I/O instruction restart slot (register offset 7F00h in
SMRAM) gives the SMI handler the option of causing
the RSM instruction to automatically re-execute the in-
terrupted I/O instruction (see Figure 29).
When the RSM instruction is executed — if the I/O in-
struction restart slot contains the value 0FFh — the CPU
automatically re-executes the l/O instruction that the
SMI signal trapped. If the I/O instruction restart slot con-
tains the value 00h when the RSM instruction is execut-
ed, then the CPU does not re-execute the I/O instruction.
The CPU automatically initializes the I/O instruction re-
start slot to 00h during SMM entry. The I/O instruction
restart slot should be written only when the processor
has generated an SMI on an I/O instruction boundary.
Processor operation is unpredictable when the I/O in-
struction restart slot is set when the processor is servic-
ing an SMI that originated on a non-I/O instruction
boundary.
If the system executes back-to-back SMI requests, the
second SMI handler must not set the I/O instruction re-
start slot. The second back-to-back SMI signal will not
have the I/O Trap Word set.
6.7.5 I/O Trap Word
The I/O Trap Word contains the address of the I/O ac-
cess that forced the external chipset to assert SMI,
whether it was a read or write access, and whether the
instruction that caused the access to the I/O address
was a valid I/O instruction. Table 17 shows the layout.
Value at
Figure 29. I/O Instruction Restart Register Offset
Entry
Table 16. HALT Auto Restart Configuration
0
0
1
1
15
at Exit
Value
0
1
0
1
Returns to next instruction in interrupt-
ed program
Unpredictable
Returns to instruction after HALT
Returns to interrupted HALT instruction
Processor Action on Exit
I/O instruction restart slot
0
Register offset 7F00h
Enhanced Am486DX Microprocessor Family
P R E L I M I N A R Y
Bits 31–16 contain the I/O address that was being ac-
cessed at the time SMI became active. Bits 15–2 are
reserved.
If the instruction that caused the I/O trap to occur was
a valid I/O instruction (IN, OUT, INS, OUTS, REP INS,
or REP OUTS), the Valid I/O Instruction bit is set. If it
was not a valid I/O instruction, the bit is saved as a 0.
For REP instructions, the external chip set should return
a valid SMI within the first access.
Bit 0 indicates whether the opcode that was accessing
the I/O location was performing either a read (1) or a
write (0) operation as indicated by the R/W bit.
If an SMI occurs and it does not trap an I/O instruction,
the contents of the I/O address and R/W bit are unpre-
dictable and should not be used.
6.7.6 SMM Base Relocation
The Enhanced Am486DX microprocessors provide a
new control register, SMBASE. The SMRAM address
space can be modified by changing the SMBASE reg-
ister before exiting an SMI handler routine. SMBASE
can be changed to any 32K-aligned value. (Values that
are not 32K-aligned cause the CPU to enter the shut-
down state when executing the RSM instruction.) SM-
BASE is set to the default value of 30000h on RESET.
If SMBASE is changed by an SMI handler, all subse-
quent SMI requests initiate a state save at the new SM-
BASE.
The SMBASE slot in the SMM state save area indicates
and changes the SMI jump vector location and SMRAM
save area. When bit 17 of the SMM Revision Identifier
is set, then this feature exists and the SMRAM base and
consequently, the jump vector, are as indicated by the
SMM Base slot (see Figure 30). During the execution
of the RSM instruction, the CPU reads this slot and ini-
tializes the CPU to use the new SMBASE during the
next SMI. During an SMI, the CPU does its context save
to the new SMRAM area pointed to by the SMBASE,
stores the current SMBASE in the SMM Base slot (offset
7EF8h), and then starts execution of the new jump vec-
tor based on the current SMBASE (see Figure 31).
I/O Address
31
31
31–16
Table 17. I/O Trap Word Configuration
Figure 30. SMM Base Slot Offset
Reserved
15–2
Valid I/O Instruction
0
0
SMM Base
Register Offset 7EF8h
1
R/W
0