SAM9260 Atmel Corporation, SAM9260 Datasheet - Page 9

• Manufacturer Part Number: SAM9260
• Manufacturer: Atmel Corporation

Specifications of SAM9260

• Flash (kbytes): 0 Kbytes
• Pin Count: 217
• Max. Operating Frequency: 210 MHz
• Cpu: ARM926
• Hardware Qtouch Acquisition: No
• Max I/o Pins: 96
• Ext Interrupts: 96
• Usb Transceiver: 3
• Usb Speed: Full Speed
• Usb Interface: Host, Device
• Spi: 2
• Twi (i2c): 1
• Uart: 7
• Ssc: 1
• Ethernet: 1
• Sd / Emmc: 1
• Graphic Lcd: No
• Video Decoder: No
• Camera Interface: Yes
• Adc Channels: 4
• Adc Resolution (bits): 10
• Adc Speed (ksps): 312
• Resistive Touch Screen: No
• Temp. Sensor: No
• Crypto Engine: No
• Sram (kbytes): 8
• Self Program Memory: NO
• External Bus Interface: 1
• Dram Memory: sdram
• Nand Interface: Yes
• Picopower: No
• Temp. Range (deg C): -40 to 85
• I/o Supply Class: 1.8/3.3
• Fpu: No
• Mpu / Mmu: No / Yes
• Timers: 6
• Output Compare Channels: 6
• Input Capture Channels: 6
• 32khz Rtc: Yes
• Calibrated Rc Oscillator: No

JTAG/ICE Debug
Memory Controller
Internal Memories
Using Internal Memories
1354D–ATARM–08/02
To enter tri-state mode, the pin NTRI must be held low during the last 10 clock cycles
before the rising edge of NRST. For normal operation, the pin NTRI must be held high
during reset, by a resistor of up to 400K Ohm.
NTRI is multiplexed with I/O line P21 and USART 1 serial data transmit line TXD1.
Standard RS-232 drivers generally contain internal 400K Ohm pull-up resistors. If TXD1
is connected to a device not including this pull-up, the user must make sure that a high
level is tied on NTRI while NRST is asserted.
ARM standard embedded In-circuit Emulation is supported via the JTAG/ICE port. The
pins TDI, TDO, TCK and TMS are dedicated to this debug function and can be con-
nected to a host computer via the external ICE interface.
In ICE Debug Mode, the ARM7TDMI core responds with a non-JTAG chip ID that identi-
fies the microcontroller. This is not fully IEEE1149.1 compliant.
The ARM7TDMI processor address space is 4G bytes. The memory controller decodes
the internal 32-bit address bus and defines three address spaces:
•
•
•
In any of these address spaces, the ARM7TDMI operates in Little-Endian Mode only.
The AT91X40 Series Microcontrollers integrate one or two banks of internal static
SRAM and/or one bank of ROM. All internal memories are 32 bits wide and single-clock
cycle accessible. Byte (8-bit), halfword (16-bit) or word (32-bit) accesses are supported
and are executed within one cycle. Fetching Thumb or ARM instructions is supported
and internal memory can store twice as many Thumb instructions as ARM ones.
All the AT91X40 Series Microcontrollers integrate a primary 8-Kbyte or 256-Kbyte
SRAM bank, accessible at address 0x0 (after the remap).
The AT91R40807 integrates a secondary SRAM memory bank of 128K bytes at
address 0x10 0000. This secondary bank can be used to emulate the ROM of the
AT91M40807.
The AT91M40807 Microcontroller integrates 128K bytes of internal ROM at address
0x10 0000. It offers a reduced-cost option of the AT91R40807 for high-volume applica-
tions in which the software is stable.
The primary RAM bank is always mapped at address 0x30 0000 before remap and at
address 0x0 after the remap, allowing ARM7TDMI exception vectors to be modified by
the software. Making the RAM bank accessible before remap allows the user to copy
ARM exception vectors and boot code into the bank prior to remap.
The rest of the bank can be used for stack allocation to speed up context saving and
restoration, or as data and program storage for critical algorithms.
Placing the SRAM on-chip and using a 32-bit data bus bandwidth maximizes microcon-
troller performance while minimizing system power consumption. The 32-bit bus
optimizes use of the ARM instruction set and offers the ability to process data wider than
16 bits, thus making optimal use of the ARM7TDMI advanced performance.
The capability to update application software dynamically in an internal SRAM bank
adds an extra dimension to the AT91X40 Series Microcontrollers.
Internal Memories in the four lowest megabytes
Middle Space reserved for the external devices (memory or peripherals) controlled
by the EBI
Internal Peripherals in the four highest megabytes
AT91X40 Series
9