AN2184 Freescale Semiconductor / Motorola, AN2184 Datasheet - Page 30

• Manufacturer Part Number: AN2184
• Description: MCF5272 Interrupt Service Routine for the Physical Layer Interface Controller
• Manufacturer: Freescale Semiconductor / Motorola

; SIM INTERRUPT CONTROLLER REGISTERS
ICR1
ICR2
ICR3
ICR4
ISR
PITR
PIWR
PIVR
; SIM CHIP SELECT REGISTERS
BR0
OR0
BR1
OR1
BR2
OR2
BR3
OR3
BR4
OR4
BR5
OR5
BR6
OR6
BR7
OR7
* SIM PORTS REGISTERS (PORT A and PORT B)
PACNT
PADDR
PADAT
PBCNT
PBDDR
PBDAT
; Port C has no CNT register - pins controlled by data bus 16/32-bit mode
PCDDR
PCDAT
PDCNT
; Port D has no DDR or DAT register - used for pin asignment only
; PLIC MODULE REGISTERS
P0B1RR
P1B1RR
P2B1RR
P3B1RR
P0B2RR
P1B2RR
Appendix A Software Configuration
30
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
PLIC_Reg_Offset+$00
PLIC_Reg_Offset+$04
PLIC_Reg_Offset+$08
PLIC_Reg_Offset+$0C
PLIC_Reg_Offset+$10
PLIC_Reg_Offset+$14
Intc_Reg_Offset+$20
Intc_Reg_Offset+$24
Intc_Reg_Offset+$28
Intc_Reg_Offset+$2C
Intc_Reg_Offset+$30
Intc_Reg_Offset+$34
Intc_Reg_Offset+$38
Intc_Reg_Offset+$3F
Csel_Reg_Offset+$0
Csel_Reg_Offset+$4
Csel_Reg_Offset+$8
Csel_Reg_Offset+$C
Csel_Reg_Offset+$10
Csel_Reg_Offset+$14
Csel_Reg_Offset+$18
Csel_Reg_Offset+$1C
Csel_Reg_Offset+$20
Csel_Reg_Offset+$24
Csel_Reg_Offset+$28
Csel_Reg_Offset+$2C
Csel_Reg_Offset+$30
Csel_Reg_Offset+$34
Csel_Reg_Offset+$38
Csel_Reg_Offset+$3C
Port_Reg_Offset+$00
Port_Reg_Offset+$04
Port_Reg_Offset+$06
Port_Reg_Offset+$08
Port_Reg_Offset+$0C
Port_Reg_Offset+$0E
Port_Reg_Offset+$14
Port_Reg_Offset+$16
Port_Reg_Offset+$18
Freescale Semiconductor, Inc.
For More Information On This Product,
MCF5272 Interrupt Service Routine
Go to: www.freescale.com
;Int Control Register
;Int Control Register
;Int Control Register
;Int Control Register
;Interrupt Source Register
;Prog Interrupt Transition
;Prog. Interrupt Wakeup
;Prog. Interrupt Vector
;Chip Select Base Register
;CS Option Register
;Chip Select Base Register
;CS Option Register 1
;Chip Select Base Register
;CS Option Register
;Chip Select Base Register
;CS Option Register 3
;CS Base Register 4
;CS Option Register 4
;CS Base Register 5
;CS Option Register 5
;CS Base Register 6
;CS Option Register 6
;CS Base Register 7
;CS Option Register 7
;Port A Control Reg
;Port A Data Direction
;Port A Data Register
;Port B Control Register
;Port B Data Direction
;Port B Data Register
;Port C Data Direction
;Port C Data Register
;Port C Control Register
;B1 Data Receive, Port0
;B1 Data Receive, Port1
;B1 Data Receive, Port2
;B1 Data Receive, Port3
;B2 Data Receive, Port0
;B2 Data Receive, Port1