MC9S08GT16 MOTOROLA [Motorola, Inc], MC9S08GT16 Datasheet - Page 70

no-image

MC9S08GT16

Manufacturer Part Number
MC9S08GT16
Description
Microcontrollers
Manufacturer
MOTOROLA [Motorola, Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S08GT16ACBE
Manufacturer:
SHARP
Quantity:
1 200
Part Number:
MC9S08GT16ACFBE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9S08GT16ACFBE
Quantity:
480
Part Number:
MC9S08GT16ACFBER
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9S08GT16ACFBER
Manufacturer:
FREESCALE
Quantity:
8 000
Part Number:
MC9S08GT16ACFBER
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
MC9S08GT16AMFBE
Manufacturer:
XILINX
Quantity:
1 300
Part Number:
MC9S08GT16AMFBE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9S08GT16CFB
Manufacturer:
FREESCALE
Quantity:
885
Part Number:
MC9S08GT16CFBE
Manufacturer:
FREESCALE
Quantity:
1 831
Part Number:
MC9S08GT16CFBE
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC9S08GT16CFD
Manufacturer:
FREESCALE
Quantity:
20 000
Chapter 5 Resets, Interrupts, and System Configuration
POR — Power-On Reset
PIN — External Reset Pin
COP — Computer Operating Properly (COP) Watchdog
ILOP — Illegal Opcode
ICG — Internal Clock Generation Module Reset
70
1
Reset was caused by the power-on detection logic. Because the internal supply voltage was ramping
up at the time, the low-voltage reset (LVD) status bit is also set to indicate that the reset occurred while
the internal supply was below the LVD threshold.
Reset was caused by an active-low level on the external reset pin.
Reset was caused by the COP watchdog timer timing out. This reset source may be blocked by
COPE = 0.
Reset was caused by an attempt to execute an unimplemented or illegal opcode. The STOP instruction
is considered illegal if stop is disabled by STOPE = 0 in the SOPT register. The BGND instruction is
considered illegal if active background mode is disabled by ENBDM = 0 in the BDCSC register.
Reset was caused by an ICG module reset.
Any of these reset sources that are active at the time of reset will cause the corresponding bit(s) to be set; bits
corresponding to sources that are not active at the time of reset will be cleared.
1 = POR caused reset.
0 = Reset not caused by POR.
1 = Reset came from external reset pin.
0 = Reset not caused by external reset pin.
1 = Reset caused by COP timeout.
0 = Reset not caused by COP timeout.
1 = Reset caused by an illegal opcode.
0 = Reset not caused by an illegal opcode.
1 = Reset caused by ICG module.
0 = Reset not caused by ICG module.
Low-voltage reset:
Power-on reset:
Any other reset:
Read:
Write:
U = Unaffected by reset
POR
Bit 7
U
1
0
Figure 5-3. System Reset Status (SRS)
Writing any value to SIMRS address clears COP watchdog timer.
MC9S08GB/GT Data Sheet, Rev. 2.3
PIN
6
0
0
1
COP
(1)
5
0
0
ILOP
(1)
4
0
0
3
0
0
0
0
ICG
(1)
2
0
0
LVD
Freescale Semiconductor
1
1
1
0
Bit 0
0
0
0
0

Related parts for MC9S08GT16