RG82845M Intel, RG82845M Datasheet - Page 24

• Manufacturer Part Number: RG82845M
• Description: Chipset Memory Controller Hub Mobile
• Manufacturer: Intel

Intel
2.3.
2.4.
2.4.1.
24
Table 6. Hub Interface Signal Descriptions
Table 7. AGP Addressing Signal Descriptions
®
82845MP/82845MZ Chipset-Mobile (MCH-M)
NOTE:
Hub Interface Signals
AGP Interface Signals
AGP Addressing Signals
HI_[10:0]
HI_STB
HI_STB#
PIPE#
SBA[7:0]
Signal Name
Signal Name
The above table contains two mechanisms, SBA and PIPE#, to queue requests by the AGP master. Note
that the master can only use one mechanism. The master may not switch methods without a full reset of
the system. When PIPE# is used to queue addresses, the master is not allowed to queue addresses
using the SBA bus. For example, during configuration time, if the master indicates that it can use either
mechanism, the configuration software will select which mechanism the master will use. Once this choice
has been made, the master must continue to use the mechanism selected until the master is reset (and
reprogrammed) to use the other mode. This change of modes is not a dynamic mechanism, but rather a
static decision when the device is first being configured after reset.
CMOS
CMOS
CMOS
Type
Type
AGP
AGP
I/O
I/O
I/O
I
I
Hub Interface Signals: Signals used for the hub interface.
Hub Interface Strobe: One of two differential strobe signals used to transmit or
receive packet data over hub interface.
Hub Interface Strobe Compliment: One of two differential strobe signals used to
transmit or receive packet data over hub interface.
Pipelined Read: This signal is asserted by the AGP master to indicate a full width
address is to be enqueued on by the target using the AD bus. One address is placed
in the AGP request queue on each rising clock edge while PIPE# is asserted. When
PIPE# is deasserted no new requests are queued across the AD bus.
During SBA Operation: This signal is not used if SBA (Side Band Addressing) is
selected.
During FRAME# Operation: This signal is not used during AGP FRAME#
operation.
PIPE# is a sustained tri-state signal from the AGP masters (graphics controller) and
is an MCH-M input.
Side-band Address: These signals are used by the AGP master (graphics
controller) to place addresses into the AGP request queue. The SBA bus and AD
bus operate independently. That is, transaction can proceed on the SBA bus and
the AD bus simultaneously.
During PIPE# Operation: These signals are not used during PIPE# operation.
During FRAME# Operation: These signal are not used during AGP FRAME#
operation.
Note: When sideband addressing is disabled, these signals are isolated (no
external/internal pull-ups are required).
Datasheet
Description
Description
250687-002
R