PIC12F519-I/MC Microchip Technology, PIC12F519-I/MC Datasheet - Page 24

no-image

PIC12F519-I/MC

Manufacturer Part Number
PIC12F519-I/MC
Description
IC PIC MCU FLASH 1KX12 8DFN
Manufacturer
Microchip Technology
Series
PIC® 12Fr

Specifications of PIC12F519-I/MC

Core Size
8-Bit
Program Memory Size
1.5KB (1K x 12)
Core Processor
PIC
Speed
8MHz
Peripherals
POR, WDT
Number Of I /o
5
Program Memory Type
FLASH
Ram Size
41 x 8
Voltage - Supply (vcc/vdd)
2 V ~ 5.5 V
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
8-DFN
Controller Family/series
PIC12
No. Of I/o's
6
Eeprom Memory Size
64Byte
Ram Memory Size
41Byte
Cpu Speed
8MHz
No. Of Timers
1
Package
8DFN EP
Device Core
PIC
Family Name
PIC12
Maximum Speed
8 MHz
Operating Supply Voltage
2.5|3.3|5 V
Data Bus Width
8 Bit
Number Of Programmable I/os
6
Interface Type
USB
Number Of Timers
1
Processor Series
PIC12F
Core
PIC
Data Ram Size
41 B
Maximum Clock Frequency
8 MHz
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
3rd Party Development Tools
52715-96, 52716-328, 52717-734
Development Tools By Supplier
PG164130, DV164035, DV244005, DV164005
Minimum Operating Temperature
- 40 C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
AC164334 - MODULE SOCKET FOR 8L 2X3MM DFNXLT08DFN2 - SOCKET TRANSITION ICE 14DIP/8DFN
Eeprom Size
-
Data Converters
-
Connectivity
-
Lead Free Status / Rohs Status
 Details

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC12F519-I/MC
Manufacturer:
SST
Quantity:
101
PIC12F519
5.2.2
Once a cell is erased, new data can be written. Pro-
gram execution is suspended during the write cycle.
The following sequence must be performed for a single
byte write.
1.
2.
3.
4.
If the WR bit is not set in the instruction cycle after the
WREN bit is set, the WREN bit will be cleared in
hardware.
Sample code that follows this procedure is included in
Example 3.
EXAMPLE 3:
5.3
Depending on the application, good programming
practice may dictate that data written to the Flash data
memory be verified. Example 4 is an example of a write
verify.
DS41319B-page 22
BANKSEL
MOVLW
MOVWF
MOVLW
MOVWF
BSF
BSF
Note 1: Only a series of BSF commands will work
Load EEADR with the address.
Load EEDATA with the data to write.
Set the WREN bit to enable write access to the
array.
Set the WR bit to initiate the erase cycle.
2: For reads, erases and writes to the Flash
Write Verify
WRITING TO FLASH DATA
MEMORY
EEADR
EE_ADR_WRITE
EEADR
EE_DATA_TO_WRITE ; LOAD DATA
EEDATA
EECON,WREN
EECON,WR
to enable the memory write sequence
documented in Example 2. No other
sequence of commands will work, no
exceptions.
data memory, there is no need to insert a
NOP into the user code as is done on
mid-range devices. The instruction imme-
diately
EECON,WR/RD” will be fetched and
executed properly.
MEMORY ROW
WRITING A FLASH DATA
following
; LOAD ADDRESS
;
; INTO EEDATA REGISTER
; ENABLE WRITES
; INITITATE ERASE
the
“BSF
EXAMPLE 4:
5.4
Code protection does not prevent the CPU from per-
forming read or write operations on the Flash data
memory. Refer to the code protection chapter for more
information.
MOVF
BSF
XORWF
BTFSS
GOTO
Code Protection
EEDATA, W
EECON, RD
EEDATA, W
STATUS, Z
WRITE_ERR
EEPROM
WRITE VERIFY OF DATA
© 2008 Microchip Technology Inc.
;EEDATA has not changed
;from previous write
;Read the value written
;
;Is data the same
;No, handle error
;Yes, continue

Related parts for PIC12F519-I/MC