PIC12F675-I/P Microchip Technology, PIC12F675-I/P Datasheet - Page 61
![no-image](/images/manufacturer_photos/0/4/439/microchip_technology_sml.jpg)
PIC12F675-I/P
Manufacturer Part Number
PIC12F675-I/P
Description
IC MCU CMOS FLASH-BASE 8BIT 8DIP
Manufacturer
Microchip Technology
Series
PIC® 12Fr
Datasheets
1.PIC12F629T-ISN.pdf
(136 pages)
2.PIC12F629T-ISN.pdf
(8 pages)
3.PIC12F629T-ISN.pdf
(24 pages)
4.PIC12F675-ESN.pdf
(132 pages)
Specifications of PIC12F675-I/P
Program Memory Type
FLASH
Program Memory Size
1.75KB (1K x 14)
Package / Case
8-DIP (0.300", 7.62mm)
Core Processor
PIC
Core Size
8-Bit
Speed
20MHz
Peripherals
POR, WDT
Number Of I /o
5
Eeprom Size
128 x 8
Ram Size
64 x 8
Voltage - Supply (vcc/vdd)
2 V ~ 5.5 V
Data Converters
A/D 4x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Processor Series
PIC12F
Core
PIC
Data Bus Width
8 bit
Data Ram Size
64 B
Interface Type
RS- 232/USB
Maximum Clock Frequency
20 MHz
Number Of Programmable I/os
6
Number Of Timers
2
Operating Supply Voltage
2 V to 5.5 V
Maximum Operating Temperature
+ 85 C
Mounting Style
Through Hole
3rd Party Development Tools
52715-96, 52716-328, 52717-734, 53270-913
Development Tools By Supplier
PG164130, DV164035, DV244005, DV164005, PG164120, ICE2000, DM163014, DM164120-4
Minimum Operating Temperature
- 40 C
On-chip Adc
4-ch x 10-bit
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
DM163029 - BOARD PICDEM FOR MECHATRONICSAC124001 - MODULE SKT PROMATEII 8DIP/SOIC
Connectivity
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PIC12F675-I/P
Manufacturer:
MICROCHIP
Quantity:
5 000
Company:
Part Number:
PIC12F675-I/P
Manufacturer:
MCP
Quantity:
12 420
Part Number:
PIC12F675-I/P
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
TABLE 9-7:
2010 Microchip Technology Inc.
W
INDF
TMR0
PCL
STATUS
FSR
GPIO
PCLATH
INTCON
PIR1
T1CON
CMCON
ADRESH
ADCON0
OPTION_REG
TRISIO
PIE1
PCON
OSCCAL
WPU
IOC
VRCON
EEDATA
EEADR
EECON1
EECON2
ADRESL
ANSEL
Legend: u = unchanged, x = unknown, - = unimplemented bit, reads as ‘0’, q = value depends on condition.
Note 1: If V
Register
2: One or more bits in INTCON and/or PIR1 will be affected (to cause wake-up).
3: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt
4: See Table 9-6 for Reset value for specific condition.
5: If wake-up was due to data EEPROM write completing, Bit 7 = 1; A/D conversion completing, Bit 6 = 1;
6: If Reset was due to brown-out, then bit 0 = 0. All other Resets will cause bit 0 = u.
vector (0004h).
Comparator input changing, bit 3 = 1; or Timer1 rolling over, bit 0 = 1. All other interrupts generating a
wake-up will cause these bits to = u.
DD
goes too low, Power-on Reset will be activated and registers will be affected differently.
INITIALIZATION CONDITION FOR REGISTERS
Address
0Ah/8Ah
0Bh/8Bh
00h/80h
02h/82h
03h/83h
04h/84h
0Ch
1Eh
1Fh
8Ch
8Eh
9Ah
9Bh
9Ch
9Dh
9Eh
9Fh
01h
05h
10h
19h
81h
85h
90h
95h
96h
99h
—
xxxx xxxx
xxxx xxxx
0000 0000
0001 1xxx
xxxx xxxx
--xx xxxx
---0 0000
0000 0000
00-- 0--0
-000 0000
-0-0 0000
xxxx xxxx
00-- 0000
1111 1111
--11 1111
00-- 0--0
---- --0x
1000 00--
--11 -111
--00 0000
0-0- 0000
0000 0000
-000 0000
---- x000
---- ----
xxxx xxxx
-000 1111
Power-on
Reset
—
• MCLR Reset during
• MCLR Reset during Sleep
• WDT Reset
• Brown-out Detect
normal operation
uuuu uuuu
uuuu uuuu
0000 0000
000q quuu
uuuu uuuu
--uu uuuu
---0 0000
0000 000u
00-- 0--0
-uuu uuuu
-0-0 0000
uuuu uuuu
00-- 0000
1111 1111
--11 1111
00-- 0--0
---- --uu
1000 00--
--11 -111
--00 0000
0-0- 0000
0000 0000
-000 0000
---- q000
---- ----
uuuu uuuu
-000 1111
—
(1)
(4)
(1,6)
PIC12F629/675
• Wake-up from Sleep
• Wake-up from Sleep
through interrupt
through WDT Time-out
uuuu uuuu
uuuu uuuu
uuuq quuu
uuuu uuuu
--uu uuuu
---u uuuu
uuuu uuqq
qq-- q--q
-uuu uuuu
-u-u uuuu
uuuu uuuu
uu-- uuuu
uuuu uuuu
--uu uuuu
uu-- u--u
---- --uu
uuuu uu--
uuuu uuuu
--uu uuuu
u-u- uuuu
uuuu uuuu
-uuu uuuu
---- uuuu
---- ----
uuuu uuuu
-uuu uuuu
PC + 1
—
DS41190G-page 61
(3)
(4)
(2)
(2,5)