PIC16LF88-I/P Microchip Technology, PIC16LF88-I/P Datasheet - Page 41
![IC MCU FLASH 4KX14 EEPROM 18DIP](/photos/6/76/67657/18-dip_300mil__sml.jpg)
PIC16LF88-I/P
Manufacturer Part Number
PIC16LF88-I/P
Description
IC MCU FLASH 4KX14 EEPROM 18DIP
Manufacturer
Microchip Technology
Series
PIC® 16Fr
Datasheets
1.PIC16LF627A-IP.pdf
(8 pages)
2.PIC16F818-ISO.pdf
(6 pages)
3.PIC16F87-IP.pdf
(228 pages)
4.PIC16F87-IP.pdf
(8 pages)
5.PIC16F87-IP.pdf
(4 pages)
6.PIC16F87-IP.pdf
(8 pages)
7.PIC16F88-ISO.pdf
(214 pages)
Specifications of PIC16LF88-I/P
Program Memory Type
FLASH
Program Memory Size
7KB (4K x 14)
Package / Case
18-DIP (0.300", 7.62mm)
Core Processor
PIC
Core Size
8-Bit
Speed
10MHz
Connectivity
I²C, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
16
Eeprom Size
256 x 8
Ram Size
368 x 8
Voltage - Supply (vcc/vdd)
2 V ~ 5.5 V
Data Converters
A/D 7x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Processor Series
PIC16LF
Core
PIC
Data Bus Width
8 bit
Data Ram Size
368 B
Interface Type
SSP/USART
Maximum Clock Frequency
20 MHz
Number Of Programmable I/os
16
Number Of Timers
3
Operating Supply Voltage
2 V to 5.5 V
Maximum Operating Temperature
+ 85 C
Mounting Style
Through Hole
3rd Party Development Tools
52715-96, 52716-328, 52717-734
Development Tools By Supplier
PG164130, DV164035, DV244005, DV164005, PG164120, ICE2000, DM163014
Minimum Operating Temperature
- 40 C
On-chip Adc
7-ch x 10-bit
Package
18PDIP
Device Core
PIC
Family Name
PIC16
Maximum Speed
20 MHz
Data Rom Size
256 B
Height
3.3 mm
Length
22.86 mm
Supply Voltage (max)
5.5 V
Supply Voltage (min)
2 V
Width
6.35 mm
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PIC16LF88-I/P
Manufacturer:
Microchip
Quantity:
1 302
4.6
The PIC16F87/88 devices include a feature that allows
the system clock source to be switched from the main
oscillator to an alternate low frequency clock source.
PIC16F87/88 devices offer three alternate clock
sources. When enabled, these give additional options
for switching to the various Power Managed Operating
modes.
Essentially, there are three clock sources for these
devices:
• Primary oscillators
• Secondary oscillators
• Internal oscillator block (INTRC)
The primary oscillators include the external Crystal
and Resonator modes, the external RC modes, the
external Clock mode and the internal oscillator block.
The particular mode is defined on POR by the contents
of Configuration Word 1. The details of these modes
are covered earlier in this chapter.
The secondary oscillators are those external sources
not connected to the OSC1 or OSC2 pins. These
sources may continue to operate even after the
controller is placed in a Power Managed mode.
PIC16F87/88 devices offer the Timer1 oscillator as a
secondary oscillator. This oscillator continues to run
when a SLEEP instruction is executed, and is often the
time base for functions such as a real-time clock.
Most often, a 32.768 kHz watch crystal is connected
between the RB6/T1OSO and RB7/T1OSI pins. Like
the LP mode oscillator circuit, loading capacitors are
also connected from each pin to ground. The Timer1
oscillator is discussed in greater detail in Section 7.6
“Timer1 Oscillator”.
In addition to being a primary clock source, the internal
oscillator block is available as a Power Managed
mode clock source. The 31.25 kHz INTRC source is
also used as the clock source for several special fea-
tures, such as the WDT, Fail-Safe Clock Monitor,
Power-up Timer, and Two-Speed Start-up.
The clock sources for the PIC16F87/88 devices are
shown in Figure 4-6. See Section 7.0 “Timer1 Mod-
ule” for further details of the Timer1 oscillator. See
Section 15.1 “Configuration Bits” for Configuration
register details.
4.6.1
The OSCCON register (Register 4-2) controls several
aspects of the system clock’s operation, both in full
power operation and in Power Managed modes.
The System Clock Select bits, SCS1:SCS0, select the
clock source that is used when the device is operating
in Power Managed modes. When the bits are
cleared (SCS<1:0> = 00), the system clock source
comes from the main oscillator that is selected by the
2003 Microchip Technology Inc.
Clock Sources and Oscillator
Switching
OSCCON REGISTER
Preliminary
F
ter 1. When the bits are set in any other manner, the
system clock source is provided by the Timer1 oscilla-
tor (SCS1:SCS0 = 01), or from the internal oscillator
block (SCS1:SCS0 = 10). After a RESET, SCS<1:0>
are always set to ‘00’.
The Internal Oscillator Select bits, IRCF2:IRCF0, select
the frequency output of the internal oscillator block that
is used to drive the system clock. The choices are the
INTRC source (31.25 kHz), the INTOSC source
(8 MHz), or one of the six frequencies derived from the
INTOSC postscaler (125 kHz to 4 MHz). Changing the
configuration of these bits has an immediate change on
the internal oscillator’s output.
The OSTS and IOFS bits indicate the status of the pri-
mary oscillator and INTOSC source; these bits are set
when their respective oscillators are stable. In particu-
lar, OSTS indicates that the Oscillator Start-up Timer
has timed out.
4.6.2
Clock switching will occur for the following reasons:
• The FCMEN (CONFIG2<0>) bit is set, the device
• The FCMEN bit is set, the device is running from
• Following a wake-up due to a RESET or a POR,
• A wake-up from SLEEP occurs due to interrupt or
• SCS bits are modified from their original value.
• IRCF bits are modified from their original value.
OSC
Note:
is running from the primary oscillator, and the
primary oscillator fails. The clock source will be
31.25 kHz INTRC.
the T1OSC and T1OSC fails. The clock source
will be 31.25 kHz INTRC.
when the device is configured for Two-Speed
Start-up mode, switching will occur between the
INTRC and the system clock defined by the
F
WDT wake-up and Two-Speed Start-up is
enabled. If the primary clock is XT, HS, or LP, the
clock will switch between the INTRC and the pri-
mary system clock after 1024 clocks (OST) and 8
clocks of the primary oscillator. This is conditional
upon the SCS bits being set equal to ‘00’.
Note:
OSC
2:F
<2:0> bits.
OSC
The instruction to immediately follow the
modification of SCS<1:0> will have an
instruction time (T
ous clock source. This should be taken
into consideration when developing time
dependant code.
CLOCK SWITCHING
Because the SCS bits are cleared on any
RESET, no clock switching will occur on a
RESET unless the Two-Speed Start-up is
enabled and the primary clock is XT, HS,
or LP. The device will wait for the primary
clock to become stable before execution
begins (Two-Speed Start-up disabled).
0 configuration bits in Configuration Regis-
PIC16F87/88
CY
) based on the previ-
DS30487B-page 39