PIC16LF88-I/P Microchip Technology, PIC16LF88-I/P Datasheet - Page 96
![IC MCU FLASH 4KX14 EEPROM 18DIP](/photos/6/76/67657/18-dip_300mil__sml.jpg)
PIC16LF88-I/P
Manufacturer Part Number
PIC16LF88-I/P
Description
IC MCU FLASH 4KX14 EEPROM 18DIP
Manufacturer
Microchip Technology
Series
PIC® 16Fr
Datasheets
1.PIC16LF627A-IP.pdf
(8 pages)
2.PIC16F818-ISO.pdf
(6 pages)
3.PIC16F87-IP.pdf
(228 pages)
4.PIC16F87-IP.pdf
(8 pages)
5.PIC16F87-IP.pdf
(4 pages)
6.PIC16F87-IP.pdf
(8 pages)
7.PIC16F88-ISO.pdf
(214 pages)
Specifications of PIC16LF88-I/P
Program Memory Type
FLASH
Program Memory Size
7KB (4K x 14)
Package / Case
18-DIP (0.300", 7.62mm)
Core Processor
PIC
Core Size
8-Bit
Speed
10MHz
Connectivity
I²C, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
16
Eeprom Size
256 x 8
Ram Size
368 x 8
Voltage - Supply (vcc/vdd)
2 V ~ 5.5 V
Data Converters
A/D 7x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Processor Series
PIC16LF
Core
PIC
Data Bus Width
8 bit
Data Ram Size
368 B
Interface Type
SSP/USART
Maximum Clock Frequency
20 MHz
Number Of Programmable I/os
16
Number Of Timers
3
Operating Supply Voltage
2 V to 5.5 V
Maximum Operating Temperature
+ 85 C
Mounting Style
Through Hole
3rd Party Development Tools
52715-96, 52716-328, 52717-734
Development Tools By Supplier
PG164130, DV164035, DV244005, DV164005, PG164120, ICE2000, DM163014
Minimum Operating Temperature
- 40 C
On-chip Adc
7-ch x 10-bit
Package
18PDIP
Device Core
PIC
Family Name
PIC16
Maximum Speed
20 MHz
Data Rom Size
256 B
Height
3.3 mm
Length
22.86 mm
Supply Voltage (max)
5.5 V
Supply Voltage (min)
2 V
Width
6.35 mm
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PIC16LF88-I/P
Manufacturer:
Microchip
Quantity:
1 302
PIC16F87/88
TABLE 10-2:
FIGURE 10-6:
FIGURE 10-7:
DS30487B-page 94
Note 1:
SDA
SCL
SSPIF (PIR1<3>)
BF (SSPSTAT<0>)
SSPOV (SSPCON<6>)
SDA
SCL
SSPIF (PIR1<3>)
BF (SSPSTAT<0>)
CKP (SSPCON<4>)
Transfer is Received
Status bits as Data
BF
0
1
1
0
S
S
Shaded cells show the conditions where the user software did not properly clear the overflow condition.
A7 A6 A5 A4 A3 A2 A1
1
SSPOV
2
A7
Receiving Address
1
Data is
sampled
DATA TRANSFER RECEIVED BYTE ACTIONS
0
0
1
1
3
A6
2
I
4
I
2
2
C WAVEFORMS FOR TRANSMISSION (7-BIT ADDRESS)
A5
C WAVEFORMS FOR RECEPTION (7-BIT ADDRESS)
Receiving Address
3
5
SSPSR
A4
6
4
R/W = 0
7
A3
5
8
Yes
No
No
No
A2
6
ACK
9
SSPBUF
A1
7
D7
1
R/W = 1
D6
2
8
SSPBUF register is read
Preliminary
Receiving Data
D5
3
Cleared in software
9
ACK
Generate ACK Pulse
D4
Bit SSPOV is set because the SSPBUF register is still full
responds to SSPIF
4
SCL held low
while CPU
D3
5
D2
6
Yes
No
No
No
D1
7
D7
SSPBUF is written in software
D0
1
8
ACK
9
D6
2
Cleared in software
Set bit after writing to SSPBUF
(the SSPBUF must be written to
before the CKP bit can be set)
D7
1
D5
3
D6
2
(SSP Interrupt Occurs if Enabled)
D4
4
D5
Receiving Data
3
Transmitting Data
D3
D4
4
5
2003 Microchip Technology Inc.
ACK is not sent
D3
D2
5
6
Set bit SSPIF
D2
6
From SSP Interrupt
Service Routine
D1
7
Yes
Yes
Yes
Yes
D1
7
D0
8
D0
8
ACK
ACK
9
9
Bus master
terminates
transfer
P
P