PIC16LF88-I/P Microchip Technology, PIC16LF88-I/P Datasheet - Page 85
![IC MCU FLASH 4KX14 EEPROM 18DIP](/photos/6/76/67657/18-dip_300mil__sml.jpg)
PIC16LF88-I/P
Manufacturer Part Number
PIC16LF88-I/P
Description
IC MCU FLASH 4KX14 EEPROM 18DIP
Manufacturer
Microchip Technology
Series
PIC® 16Fr
Datasheets
1.PIC16LF627A-IP.pdf
(8 pages)
2.PIC16F818-ISO.pdf
(6 pages)
3.PIC16F87-IP.pdf
(228 pages)
4.PIC16F87-IP.pdf
(8 pages)
5.PIC16F87-IP.pdf
(4 pages)
6.PIC16F87-IP.pdf
(8 pages)
7.PIC16F88-ISO.pdf
(214 pages)
Specifications of PIC16LF88-I/P
Program Memory Type
FLASH
Program Memory Size
7KB (4K x 14)
Package / Case
18-DIP (0.300", 7.62mm)
Core Processor
PIC
Core Size
8-Bit
Speed
10MHz
Connectivity
I²C, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
16
Eeprom Size
256 x 8
Ram Size
368 x 8
Voltage - Supply (vcc/vdd)
2 V ~ 5.5 V
Data Converters
A/D 7x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Processor Series
PIC16LF
Core
PIC
Data Bus Width
8 bit
Data Ram Size
368 B
Interface Type
SSP/USART
Maximum Clock Frequency
20 MHz
Number Of Programmable I/os
16
Number Of Timers
3
Operating Supply Voltage
2 V to 5.5 V
Maximum Operating Temperature
+ 85 C
Mounting Style
Through Hole
3rd Party Development Tools
52715-96, 52716-328, 52717-734
Development Tools By Supplier
PG164130, DV164035, DV244005, DV164005, PG164120, ICE2000, DM163014
Minimum Operating Temperature
- 40 C
On-chip Adc
7-ch x 10-bit
Package
18PDIP
Device Core
PIC
Family Name
PIC16
Maximum Speed
20 MHz
Data Rom Size
256 B
Height
3.3 mm
Length
22.86 mm
Supply Voltage (max)
5.5 V
Supply Voltage (min)
2 V
Width
6.35 mm
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PIC16LF88-I/P
Manufacturer:
Microchip
Quantity:
1 302
9.2
In Compare mode, the 16-bit CCPR1 register value is
constantly compared against the TMR1 register pair
value. When a match occurs, the CCP1 pin is:
• Driven high
• Driven low
• Remains unchanged
The action on the pin is based on the value of control
bits CCP1M3:CCP1M0 (CCP1CON<3:0>). At the
same time, interrupt flag bit, CCP1IF, is set.
FIGURE 9-2:
TABLE 9-2:
2003 Microchip Technology Inc.
0Bh,8Bh
10BH,18Bh
0Ch
8Ch
86h
0Eh
0Fh
10h
15h
16h
17h
Legend: x = unknown, u = unchanged, - = unimplemented, read as ‘0’. Shaded cells are not used by Capture and Timer1.
CCP1 pin
Special event trigger will:
• RESET Timer1, but not set interrupt flag bit, TMR1IF
• Set bit GO/DONE (ADCON0<2>) bit, which starts an A/D
Address
(PIR1<0>)
conversion
Output Enable
TRISB<x>
Compare Mode
INTCON
PIR1
PIE1
TRISB
TMR1L
TMR1H
T1CON
CCPR1L
CCPR1H
CCP1CON
Name
Q
Special Event Trigger
REGISTERS ASSOCIATED WITH CAPTURE, COMPARE AND TIMER1
R
S
CCP1CON<3:0>
Mode Select
Output
COMPARE MODE
OPERATION BLOCK
DIAGRAM
Logic
PORTB Data Direction Register
Holding Register for the Least Significant Byte of the 16-bit TMR1 Register
Holding Register for the Most Significant Byte of the 16-bit TMR1 Register
Capture/Compare/PWM Register 1 (LSB)
Capture/Compare/PWM Register 1 (MSB)
Bit 7
GIE
—
—
—
—
(PIR1<2>)
Set Flag bit CCP1IF
T1RUN T1CKPS1 T1CKPS0 T1OSCEN T1SYNC TMR1CS TMR1ON -000 0000 -uuu uuuu
PEIE
ADIF
ADIE
Bit 6
Match
—
CCPR1H CCPR1L
TMR1H
TMR0IE
CCP1X
Comparator
RCIE
RCIF
Bit 5
TMR1L
CCP1Y
INTE
TXIE
Bit 4
TXIF
Preliminary
CCP1M3 CCP1M2 CCP1M1 CCP1M0 --00 0000 --00 0000
SSPIF
SSPIE
RBIE
Bit 3
9.2.1
The user must configure the CCP1 pin as an output by
clearing the TRISB<x> bit.
9.2.2
Timer1 must be running in Timer mode or Synchro-
nized Counter mode if the CCP module is using the
compare feature. In Asynchronous Counter mode, the
compare operation may not work.
9.2.3
When generate software interrupt is chosen, the CCP1
pin is not affected. Only a CCP interrupt is generated (if
enabled).
9.2.4
In this mode, an internal hardware trigger is generated
that may be used to initiate an action.
The special event trigger output of CCP1 resets the
TMR1 register pair and starts an A/D conversion (if the
A/D module is enabled). This allows the CCPR1 regis-
ter to effectively be a 16-bit programmable period
register for Timer1.
Note:
Note 1: Clearing the CCP1CON register will force
TMR0IF
CCP1IF TMR2IF
CCP1IE TMR2IE TMR1IE -000 0000 -000 0000
Bit 2
2: The TRISB bit (0 or 3) is dependent upon
CCP PIN CONFIGURATION
TIMER1 MODE SELECTION
SOFTWARE INTERRUPT MODE
SPECIAL EVENT TRIGGER
The special event trigger from the CCP1
module will not set interrupt flag bit
TMR1IF (PIR1<0>).
the CCP1 compare output latch to the
default low level. This is not the data
latch.
the setting of configuration bit 12
(CCPMX).
INTF
Bit 1
PIC16F87/88
TMR1IF -000 0000 -000 0000
RBIF
Bit 0
0000 000x 0000 000u
1111 1111 1111 1111
xxxx xxxx uuuu uuuu
xxxx xxxx uuuu uuuu
xxxx xxxx uuuu uuuu
xxxx xxxx uuuu uuuu
POR, BOR
Value on
DS30487B-page 83
Value on
all other
RESETS