M30280FAHP#U5B Renesas Electronics America, M30280FAHP#U5B Datasheet - Page 89

• Manufacturer Part Number: M30280FAHP#U5B
• Description: IC M16C/28 MCU FLASH 96K 80LQFP
• Manufacturer: Renesas Electronics America
• Series: M16C™ M16C/Tiny/28r

Specifications of M30280FAHP#U5B

• Core Size: 16-Bit
• Program Memory Size: 96KB (96K x 8)
• Core Processor: M16C/60
• Speed: 20MHz
• Connectivity: I²C, IEBus, SIO, UART/USART
• Peripherals: DMA, POR, PWM, Voltage Detect, WDT
• Number Of I /o: 71
• Program Memory Type: FLASH
• Ram Size: 8K x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Data Converters: A/D 24x10b
• Oscillator Type: Internal
• Operating Temperature: -20°C ~ 85°C
• Package / Case: 80-LQFP
• Controller Family/series: M16C
• No. Of I/o's: 71
• Ram Memory Size: 8KB
• Cpu Speed: 20MHz
• No. Of Timers: 10
• Digital Ic Case Style: LQFP
• Embedded Interface Type: I2C, UART
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: R0K330290S000BE - KIT EVAL STARTER FOR M16C/29M30290T2-CPE - EMULATOR COMPACT M16C/26A/28/29M30290T2-CPE-HP - EMULATOR COMPACT FOR M16C/TINY
• Eeprom Size: -
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant

M
R
R
9. Interrupts
9.1 Type of Interrupts
e
E
1
. v
Figure 9.1 Interrupts
J
6
0
Figure 9.1 shows types of interrupts.
C
2
9
2 /
• Maskable Interrupt: An interrupt which can be enabled (disabled) by the interrupt enable flag (I flag) or
• Non-maskable Interrupt: An interrupt which cannot be enabled (disabled) by the interrupt enable flag
0 .
B
NOTES:
The SI/O4 interrupt of peripheral function interrupt is not available in the 64-pin package.
0
0
8
Note
Interrupt
0
1. Peripheral function interrupts are generated by the microcomputer's internal functions.
2. Do not normally use this interrupt because it is provided exclusively for use by development tools.
G
4
J
7
a
o r
0 -
. n
u
2
3
p
0
, 1
0
(
M
2
0
1
Software
(Non-maskable interrupt)
Hardware
0
6
7
C
2 /
, 8
page 67
whose interrupt priority can be changed by priority level.
M
1
6
(I flag) or whose interrupt priority cannot be changed by priority level.
C
2 /
f o
8
3
) B
8
5
Peripheral function
(Maskable interrupt)
Special
(Non-maskable interrupt)
(1)
_______
________
Undefined instruction (UND instruction)
Overflow (INTO instruction)
BRK instruction
INT instruction
NMI
DBC
Watchdog timer
Oscillation stop and re-oscillation
detection
Low voltage detection
Single step
Address match
(2)
(2)
9. Interrupts