C8051F705-GM Silicon Laboratories Inc, C8051F705-GM Datasheet - Page 15

• Manufacturer Part Number: C8051F705-GM
• Description: IC 8051 MCU 15K FLASH 48-QFN
• Manufacturer: Silicon Laboratories Inc
• Series: C8051F70xr

Specifications of C8051F705-GM

• Core Processor: 8051
• Core Size: 8-Bit
• Speed: 25MHz
• Connectivity: SMBus (2-Wire/I²C), SPI, UART/USART
• Peripherals: Cap Sense, POR, PWM, WDT
• Number Of I /o: 39
• Program Memory Size: 15KB (15K x 8)
• Program Memory Type: FLASH
• Eeprom Size: 32 x 8
• Ram Size: 512 x 8
• Voltage - Supply (vcc/vdd): 1.8 V ~ 3.6 V
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 48-QFN
• Processor Series: C8051F7x
• Core: 8051
• Data Bus Width: 8 bit
• Data Ram Size: 512 B
• Interface Type: I2C, SMBus, SPI, UART
• Maximum Clock Frequency: 25 MHz
• Number Of Programmable I/os: 39
• Number Of Timers: 4
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: PK51, CA51, A51, ULINK2
• Development Tools By Supplier: C8051F700DK
• Minimum Operating Temperature: - 40 C
• Height: 0.95 mm
• Length: 7 mm
• Supply Voltage (max): 1.9 V, 3.6 V
• Supply Voltage (min): 1.7 V, 1.8 V
• Width: 7 mm
• For Use With: 336-1635 - DEV KIT FOR C8051F700
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Data Converters: -
• Lead Free Status / Rohs Status: Details
• Other names: 336-1612-5

C8051F70x/71x
SFR Definition 28.29. P4DRV: Port 4 Drive Strength ................................................. 206
SFR Definition 28.30. P5: Port 5 ................................................................................. 206
SFR Definition 28.31. P5MDIN: Port 5 Input Mode ..................................................... 207
SFR Definition 28.32. P5MDOUT: Port 5 Output Mode .............................................. 207
SFR Definition 28.33. P5DRV: Port 5 Drive Strength ................................................. 208
SFR Definition 28.34. P6: Port 6 ................................................................................. 208
SFR Definition 28.35. P6MDIN: Port 6 Input Mode ..................................................... 209
SFR Definition 28.36. P6MDOUT: Port 6 Output Mode .............................................. 209
SFR Definition 28.37. P6DRV: Port 6 Drive Strength ................................................. 210
SFR Definition 29.1. CRC0CN: CRC0 Control ........................................................... 215
SFR Definition 29.2. CRC0IN: CRC Data Input .......................................................... 216
SFR Definition 29.3. CRC0DATA: CRC Data Output ................................................. 216
SFR Definition 29.4. CRC0AUTO: CRC Automatic Control ........................................ 217
SFR Definition 29.5. CRC0CNT: CRC Automatic Flash Sector Count ....................... 217
SFR Definition 29.6. CRC0FLIP: CRC Bit Flip ............................................................ 218
SFR Definition 30.1. SMB0CF: SMBus Clock/Configuration ...................................... 225
SFR Definition 30.2. SMB0CN: SMBus Control .......................................................... 227
SFR Definition 30.3. SMB0ADR: SMBus Slave Address ............................................ 229
SFR Definition 30.4. SMB0ADM: SMBus Slave Address Mask .................................. 230
SFR Definition 30.5. SMB0DAT: SMBus Data ............................................................ 231
SFR Definition 31.1. SPI0CFG: SPI0 Configuration ................................................... 248
SFR Definition 31.2. SPI0CN: SPI0 Control ............................................................... 249
SFR Definition 31.3. SPI0CKR: SPI0 Clock Rate ....................................................... 250
SFR Definition 31.4. SPI0DAT: SPI0 Data ................................................................. 250
SFR Definition 32.1. SCON0: Serial Port 0 Control .................................................... 259
SFR Definition 32.2. SBUF0: Serial (UART0) Port Data Buffer .................................. 260
SFR Definition 33.1. CKCON: Clock Control .............................................................. 263
SFR Definition 33.2. TCON: Timer Control ................................................................. 268
SFR Definition 33.3. TMOD: Timer Mode ................................................................... 269
SFR Definition 33.4. TL0: Timer 0 Low Byte ............................................................... 270
SFR Definition 33.5. TL1: Timer 1 Low Byte ............................................................... 270
SFR Definition 33.6. TH0: Timer 0 High Byte ............................................................. 271
SFR Definition 33.7. TH1: Timer 1 High Byte ............................................................. 271
SFR Definition 33.8. TMR2CN: Timer 2 Control ......................................................... 275
SFR Definition 33.9. TMR2RLL: Timer 2 Reload Register Low Byte .......................... 276
SFR Definition 33.10. TMR2RLH: Timer 2 Reload Register High Byte ...................... 276
SFR Definition 33.11. TMR2L: Timer 2 Low Byte ....................................................... 277
SFR Definition 33.12. TMR2H Timer 2 High Byte ....................................................... 277
SFR Definition 33.13. TMR3CN: Timer 3 Control ....................................................... 281
SFR Definition 33.14. TMR3RLL: Timer 3 Reload Register Low Byte ........................ 282
SFR Definition 33.15. TMR3RLH: Timer 3 Reload Register High Byte ...................... 282
SFR Definition 33.16. TMR3L: Timer 3 Low Byte ....................................................... 283
SFR Definition 33.17. TMR3H Timer 3 High Byte ....................................................... 283
SFR Definition 34.1. PCA0CN: PCA Control .............................................................. 295
SFR Definition 34.2. PCA0MD: PCA Mode ................................................................ 296
Rev. 1.0
15