S9S12P96J0MFT Freescale Semiconductor, S9S12P96J0MFT Datasheet - Page 61

no-image

S9S12P96J0MFT

Manufacturer Part Number
S9S12P96J0MFT
Description
MCU 96K FLASH AUTO 48-QFN
Manufacturer
Freescale Semiconductor
Series
HCS12r
Datasheet

Specifications of S9S12P96J0MFT

Core Processor
HCS12
Core Size
16-Bit
Speed
32MHz
Connectivity
CAN, SCI, SPI
Peripherals
LVD, POR, PWM, WDT
Number Of I /o
34
Program Memory Size
96KB (96K x 8)
Program Memory Type
FLASH
Eeprom Size
4K x 8
Ram Size
6K x 8
Voltage - Supply (vcc/vdd)
1.72 V ~ 5.5 V
Data Converters
A/D 10x12b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 125°C
Package / Case
48-QFN Exposed Pad
Processor Series
S12P
Core
HCS12
3rd Party Development Tools
EWHCS12
Development Tools By Supplier
KIT33812ECUEVME, DEMO9S12PFAME
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
2.3.2
The following table summarizes the effect of the various configuration bits, i.e. data direction (DDR),
output level (IO), reduced drive (RDR), pull enable (PE), pull select (PS) on the pin function and pull
device activity.
The configuration bit PS is used for two purposes:
Freescale Semiconductor
Reserved
Reserved
Reserved
Reserved
Register
0x027C
0x027D
0x027E
0x027F
Name
1. Configure the sensitive interrupt edge (rising or falling), if interrupt is enabled.
2. Select either a pull-up or pull-down device if PE is active.
W
W
W
W
R
R
R
R
Register Descriptions
Bit 7
0
0
0
0
= Unimplemented or Reserved
6
0
0
0
0
S12P-Family Reference Manual, Rev. 1.13
5
0
0
0
0
4
0
0
0
0
3
0
0
0
0
2
0
0
0
0
Port Integration Module (S12PPIMV1)
1
0
0
0
0
Bit 0
0
0
0
0
61

Related parts for S9S12P96J0MFT