UPD70F3743GJ-GAE-AX Renesas Electronics America, UPD70F3743GJ-GAE-AX Datasheet - Page 569

• Manufacturer Part Number: UPD70F3743GJ-GAE-AX
• Description: MCU 32BIT V850ES/JX3 144-LQFP
• Manufacturer: Renesas Electronics America
• Series: V850ES/Jx3r

Specifications of UPD70F3743GJ-GAE-AX

• Core Processor: RISC
• Core Size: 32-Bit
• Speed: 32MHz
• Connectivity: CSI, EBI/EMI, I²C, UART/USART
• Peripherals: DMA, LVD, PWM, WDT
• Number Of I /o: 128
• Program Memory Size: 384KB (384K x 8)
• Program Memory Type: FLASH
• Ram Size: 32K x 8
• Voltage - Supply (vcc/vdd): 2.85 V ~ 3.6 V
• Data Converters: A/D 16x10b; D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: *
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

V850ES/JJ3
17.2 Features
R01UH0016EJ0400 Rev.4.00
Sep 30, 2010
I
• Operation stopped mode
• I
(1) Operation stopped mode
(2) I
2
C00 to I
2
In this mode, serial transfers are not performed, thus enabling a reduction in power consumption.
This mode is used for 8-bit data transfers with several devices via two lines: a serial clock pin (SCL0n) and a serial
data bus pin (SDA0n).
This mode complies with the I
"transfer direction specification", "data", and "stop condition" data to the slave device via the serial data bus. The
slave device automatically detects the received statuses and data by hardware. This function can simplify the part
of an application program that controls the I
Since SCL0n and SDA0n pins are used for N-ch open-drain outputs, I
clock line and the serial data bus line.
Remark
C (Inter IC) bus mode (multimasters supported)
2
C bus mode (multimaster support)
2
C02 have the following two modes.
n = 0 to 2
2
C bus format and the master device can generate "start condition", "address",
2
C bus.
2
C0n requires pull-up resistors for the serial
CHAPTER 17 I
Page 553 of 892
2
C BUS