SAF-TC1167-128F133HL AD Infineon Technologies, SAF-TC1167-128F133HL AD Datasheet - Page 21

• Manufacturer Part Number: SAF-TC1167-128F133HL AD
• Description: IC MCU 32BIT FLASH 176-LQFP
• Manufacturer: Infineon Technologies
• Series: TC116xr

Specifications of SAF-TC1167-128F133HL AD

• Core Processor: TriCore
• Core Size: 32-Bit
• Speed: 133MHz
• Connectivity: ASC, CAN, EBI/EMI, MLI, MSC, SSC
• Peripherals: DMA, POR, WDT
• Number Of I /o: 88
• Program Memory Size: 1MB (1M x 8)
• Program Memory Type: FLASH
• Ram Size: 128K x 8
• Voltage - Supply (vcc/vdd): 1.42 V ~ 1.58 V
• Data Converters: A/D 32x12b
• Oscillator Type: External
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 176-LFQFP
• Data Bus Width: 32 bit
• Data Ram Size: 104 KB
• Interface Type: ASC, MLI, MSC, SSC
• Maximum Clock Frequency: 133 MHz
• Number Of Programmable I/os: 88
• Number Of Timers: 3
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 2 (12 bit, 16 Channel) / 10 bit, 4 Channel
• Packages: PG-LQFP-176
• Max Clock Frequency: 133.0 MHz
• Sram (incl. Cache): 128.0 KByte
• Can Nodes: 2
• A / D Input Lines (incl. Fadc): 36
• Program Memory: 1.0 MB
• For Use With: B158-H8690-X-0-7600IN - KIT STARTER TC116X SERIES
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: Details
• Other names: SP000602800

•
2.2.3.2
The PCP is a flexible Peripheral Control Processor optimized for interrupt handling and
thus unloading the CPU.
Features
•
•
•
•
•
•
•
•
•
•
•
Integrated PCP related On-Chip Memories
•
•
2.3
The TC1167 micro controller offers several versatile on-chip system peripheral units
such as DMA controller, embedded Flash module, interrupt system and ports.
2.3.1
The TC1167 includes a programmable interrupt system with the following features:
Features
•
•
•
•
•
Data Sheet
– 72 Kbyte Local Data RAM (LDRAM)
– 0 Kbyte Data Cache (DACHE)
On-chip SRAMs with parity error detection
Data move between any two memory or I/O locations
Data move with predefined limit supported
Read-Modify-Write capabilities
Full computation capabilities including basic MUL/DIV
Read/move data and accumulate it to previously read data
Read two data values and perform arithmetic or logical operation and store result
Bit-handling capabilities (testing, setting, clearing)
Flow control instructions (conditional/unconditional jumps, breakpoint)
Dedicated Interrupt System
PCP SRAMs with parity error detection
PCP/FPI clock mode 1:1 and 2:1 available
16 Kbyte Code Memory (CMEM)
8 Kbyte Parameter Memory (PRAM)
Fast interrupt response
Hardware arbitration
Independent interrupt systems for CPU and PCP
Programmable service request nodes (SRNs)
Each SRN can be mapped to the CPU or PCP interrupt system
High-performance 32-bit Peripheral Control Processor
On Chip System Units
Flexible Interrupt System
17
Introduction
V1.3, 2009-10
TC1167