PIC17C756-16I/L Microchip Technology, PIC17C756-16I/L Datasheet - Page 267

• Manufacturer Part Number: PIC17C756-16I/L
• Description: MICRO CTRL 16K MEMORY OTP 68PLCC
• Manufacturer: Microchip Technology
• Series: PIC® 17Cr

Specifications of PIC17C756-16I/L

• Core Processor: PIC
• Core Size: 8-Bit
• Speed: 16MHz
• Connectivity: I²C, SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, POR, PWM, WDT
• Number Of I /o: 50
• Program Memory Size: 32KB (16K x 16)
• Program Memory Type: OTP
• Ram Size: 902 x 8
• Voltage - Supply (vcc/vdd): 4 V ~ 6 V
• Data Converters: A/D 12x10b
• Oscillator Type: External
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 68-PLCC
• For Use With: AC164308 - MODULE SKT FOR PM3 68PLCCDVA17XL681 - DEVICE ADAPTER FOR PIC17C752DM173001 - KIT DEVELOPMENT PICDEM17AC174007 - MODULE SKT PROMATEII 68PLCCAC164024 - ADAPTER PICSTART PLUS 68PLCC
• Lead Free Status / RoHS Status: Request inventory verification / Request inventory verification
• Eeprom Size: -

APPENDIX E: I
This section provides an overview of the Inter-Inte-
grated Circuit (I
the operation of the SSP module in I
The I
the Philips Corporation. The original specification, or
standard mode, was for data transfers of up to 100
Kbps. This device will communicate with fast mode
devices if attached to the same bus.
The I
ensure reliable transmission and reception of data.
When transmitting data, one device is the “master”
which initiates transfer on the bus and generates the
clock signals to permit that transfer, while the other
device(s) acts as the “slave.” All portions of the slave
protocol are implemented in the SSP module’s hard-
ware, including general call support. Table E-1 defines
some of the I
mation on the I
Philips document “ The I
#939839340011, which can be obtained from the Phil-
ips Corporation.
In the I
address. When a master wishes to initiate a data trans-
fer, it first transmits the address of the device that it
wishes to “talk” to. All devices “listen” to see if this is
their address. Within this address, a bit specifies if the
master wishes to read-from/write-to the slave device.
The master and slave are always in opposite modes
(transmitter/receiver) of operation during a data trans-
fer. That is they can be thought of as operating in either
of these two relations:
• Master-transmitter and Slave-receiver
• Slave-transmitter and Master-receiver
In both cases the master generates the clock signal.
The output stages of the clock (SCL) and data (SDA)
lines must have an open-drain or open-collector in
order to perform the wired-AND function of the bus.
TABLE E-1:
Transmitter
Receiver
Master
Slave
Multi-master
Arbitration
Synchronization
1997 Microchip Technology Inc.
2
2
C interface employs a comprehensive protocol to
C bus is a two-wire serial interface developed by
Term
2
C interface protocol each device has an
2
C bus terminology. For additional infor-
2
2
C interface specification, refer to the
C) bus, with Section 15.2 discussing
I
2
C BUS TERMINOLOGY
The device that sends the data to the bus.
The device that receives the data from the bus.
The device which initiates the transfer, generates the clock and terminates the transfer.
The device addressed by a master.
More than one master device in a system. These masters can attempt to control the bus at the
same time without corrupting the message.
Procedure that ensures that only one of the master devices will control the bus. This ensure that
the transfer data does not get corrupted.
Procedure where the clock signals of two or more devices are synchronized.
2
C OVERVIEW
2
C bus and how to use it.”
2
C mode.
Preliminary
Description
External pull-up resistors are used to ensure a high
level when no device is pulling the line down. The num-
ber of devices that may be attached to the I
limited only by the maximum bus loading specification
of 400 pF.
E.1
During times of no data transfer (idle time), both the
clock line (SCL) and the data line (SDA) are pulled high
through the external pull-up resistors. The START and
STOP conditions determine the start and stop of data
transmission. The START condition is defined as a high
to low transition of the SDA when the SCL is high. The
STOP condition is defined as a low to high transition of
the SDA when the SCL is high. Figure E-1 shows the
START and STOP conditions. The master generates
these conditions for starting and terminating data trans-
fer. Due to the definition of the START and STOP con-
ditions, when data is being transmitted, the SDA line
can only change state when the SCL line is low.
FIGURE E-1:
SDA
SCL
Condition
Start
S
Initiating and Terminating Data
Transfer
Change
Allowed
of Data
START AND STOP
CONDITIONS
Change
Allowed
of Data
DS30264A-page 267
Condition
Stop
2
P
C bus is