MC912DT128ACPV Freescale Semiconductor, MC912DT128ACPV Datasheet - Page 272

no-image

MC912DT128ACPV

Manufacturer Part Number
MC912DT128ACPV
Description
IC 8MHZ 16 BIT MICROCONTROLLER
Manufacturer
Freescale Semiconductor
Series
HC12r
Datasheet

Specifications of MC912DT128ACPV

Core Processor
CPU12
Core Size
16-Bit
Speed
8MHz
Connectivity
CAN, I²C, SCI, SPI
Peripherals
POR, PWM, WDT
Number Of I /o
67
Program Memory Size
128KB (128K x 8)
Program Memory Type
FLASH
Eeprom Size
2K x 8
Ram Size
8K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 16x8/10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
112-LQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
KMC912DT128ACPV
Q1195202

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC912DT128ACPVE
Manufacturer:
MEANWELL
Quantity:
1 000
Part Number:
MC912DT128ACPVE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
PBFLG — Pulse Accumulator B Flag Register
PBCTL — 16-Bit Pulse Accumulator B Control Register
Enhanced Capture Timer
Technical Data
272
RESET:
RESET:
BIT 7
BIT 7
0
0
0
0
PBEN
6
0
0
6
0
Read or write any time.
16-Bit Pulse Accumulator B (PACB) is formed by cascading the 8-bit
pulse accumulators PAC1 and PAC0.
When PBEN is set, the PACB is enabled. The PACB shares the input pin
with IC0.
PBEN — Pulse Accumulator B System Enable
PBOVI — Pulse Accumulator B Overflow Interrupt enable
Read or write any time.
PBEN is independent from TEN. With timer disabled, the pulse
accumulator can still function unless pulse accumulator is disabled.
Freescale Semiconductor, Inc.
For More Information On This Product,
0 = 16-bit Pulse Accumulator system disabled. 8-bit PAC1 and
1 = Pulse Accumulator B system enabled. The two 8-bit pulse
0 = interrupt inhibited
1 = interrupt requested if PBOVF is set
5
0
0
5
0
0
PAC0 can be enabled when their related enable bits in
ICPACR ($A8) are set.
accumulators PAC1 and PAC0 are cascaded to form the
PACB 16-bit pulse accumulator. When PACB in enabled, the
PACN1 and PACN0 registers contents are respectively the
high and low byte of the PACB.
PA1EN and PA0EN control bits in ICPACR ($A8) have no
effect.
Go to: www.freescale.com
Enhanced Capture Timer
4
0
0
4
0
0
3
0
0
3
0
0
2
0
0
2
0
0
MC68HC912DT128A — Rev 4.0
PBOVF
PBOVI
1
0
1
0
BIT 0
BIT 0
0
0
0
0
MOTOROLA
$00B1
$00B0

Related parts for MC912DT128ACPV