SX1211I084TRT Semtech, SX1211I084TRT Datasheet - Page 56

• Manufacturer Part Number: SX1211I084TRT
• Description: IC SNGL-CHIP TXRX 32-TQFN
• Manufacturer: Semtech

Specifications of SX1211I084TRT

• Frequency: 860 ~ 960MHz
• Data Rate - Maximum: 200kbps
• Modulation Or Protocol: FSK, OOK
• Applications: AMR, ISM, Security and Access
• Power - Output: 12.5dBm
• Sensitivity: -113dBm
• Voltage - Supply: 2.1 V ~ 3.6 V
• Current - Receiving: 3mA
• Current - Transmitting: 25mA
• Data Interface: PCB, Surface Mount
• Antenna Connector: PCB, Surface Mount
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 32-TQFN
• Operating Temperature (min): -40C
• Operating Temperature (max): 85C
• Operating Temperature Classification: Industrial
• Modulation Type: FSK/OOK
• Package Type: TQFN EP
• Operating Supply Voltage (min): 2.1V
• Operating Supply Voltage (typ): 2.5/3.3V
• Operating Supply Voltage (max): 3.6V
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Memory Size: -
• Lead Free Status / Rohs Status: Compliant
• Other names: SX1211I084TRT

Table 25: Relevant Configuration Registers in Packet Mode (data processing related only)
Tx Mode:
Rx Mode:
If the number of bytes filled for transmission is greater than the actual length of the packet to be transmitted and
Tx_start_irq_0 = 1, then the FIFO is cleared after the packet has been transmitted. Thus the extra bytes in the
Rev 7 – Sept 2
ADVANCED COMMUNICATIONS & SENSING
(1)
SYNCParam
fixed format only
PKTParam
IRQParam
Configure all data processing related registers listed below appropriately. In this example we assume CRC is
enabled with autoclear on.
MCParam
Program Tx start condition and IRQs: Start Tx when FIFO not empty (Tx_start_irq_0=1) and IRQ_1 mapped to
Tx_done (Tx_irq_1=1)
Go to Stby mode
Write all payload bytes into FIFO (Fifo_stby_access=0, Stby interrupts can be used if needed)
Go to Tx mode. When Tx is ready (automatically handled) Tx starts (Tx_start_irq_0=1).
Wait for Tx_done interrupt (+1 bit period)
Go to Sleep mode
Program Rx/Stby interrupts: IRQ_0 mapped to /Fifoempty (Rx_stby_irq_0=10) and IRQ_1 mapped to CRC_OK
(Rx_stby_irq_1=00)
Go to Rx (note that Rx is not ready immediately, see section 7.3.1
Wait for CRC_OK interrupt
Go to Stby
Read payload bytes from FIFO until /Fifoempty goes low. (Fifo_stby_access =1)
Go to Sleep mode
RXParam
5.5.9. Packet Mode Example
5.5.10. Additional Information
nd
, 2008
Fifo_stby_access
Manchester_on
Payload_length
Preamble_size
Rx_stby_irq_0
Rx_stby_irq_1
Tx_start_irq_0
Data_mode_x
Whitening_on
CRC_autoclr
Sync_value
Fifo_thresh
Node_adrs
Pkt_format
Sync_size
Fifo_size
Tx_irq_1
Sync_tol
CRC_on
Adrs_filt
Tx
X
X
X
X
X
X
X
X
X
X
X
X
X
X
(1)
Rx
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
Page 56 of 92
Description
Defines data operation mode ( Packet)
Defines FIFO size
Defines FIFO threshold
Defines IRQ_0 source in Rx & Stby modes
Defines IRQ_1 source in Rx & Stby modes
Defines IRQ_1 source in Tx mode
Defines Tx start condition and IRQ_0 source
Defines Sync word size
Defines the error tolerance on Sync word detection
Defines Sync word value
Enables Manchester encoding/decoding
Length in fixed format, max Rx length in variable format
Defines node address for Rx address filtering
Defines packet format (fixed or variable length)
Defines the size of preamble to be transmitted
Enables whitening/de-whitening process
Enables CRC calculation/check
Enables and defines address filtering
Enables FIFO autoclear if CRC failed
Defines FIFO access in Stby mode
www.semtech.com
SX1211