WM8985GEFL Wolfson Microelectronics, WM8985GEFL Datasheet - Page 106
![Audio CODECs Multimedia CODEC with Class D HP](/photos/16/2/160214/qfn-32_sml.jpg)
WM8985GEFL
Manufacturer Part Number
WM8985GEFL
Description
Audio CODECs Multimedia CODEC with Class D HP
Manufacturer
Wolfson Microelectronics
Datasheet
1.WM8985GEFL.pdf
(121 pages)
Specifications of WM8985GEFL
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Package / Case
QFN-32
Minimum Operating Temperature
- 25 C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
WM8985GEFL/R
Manufacturer:
TAIYO
Quantity:
4 023
Part Number:
WM8985GEFL/R
Manufacturer:
WOLFSON
Quantity:
20 000
WM8985
w
44 (2Ch)
45 (2Dh)
REGISTER
ADDRESS
3:1
0
8
7
6
5
4
3
2
1
0
8
7
6
5:0
BIT
MBVSEL
R2_2INPPGA
RIN2INPPGA
RIP2INPPGA
L2_2INPPGA
LIN2INPPGA
LIP2INPPGA
INPPGAU
INPPGAZCL
INPPGAMUTEL
INPPGAVOLL
LABEL
000
0
0
0
0
1
1
0
0
1
1
N/A
0
0
010000
DEFAULT
Reserved. Initialise to 000
Reserved. Initialise to 0
Microphone Bias Voltage Control
0 = 0.9 * AVDD
1 = 0.65 * AVDD
Reserved. Initialise to 0
Connect R2 pin to right channel input PGA
positive terminal.
0=R2 not connected to input PGA
1=R2 connected to input PGA amplifier positive
terminal (constant input impedance).
Connect RIN pin to right channel input PGA
negative terminal.
0=RIN not connected to input PGA
1=RIN connected to right channel input PGA
amplifier negative terminal.
Connect RIP pin to right channel input PGA
amplifier positive terminal.
0 = RIP not connected to input PGA
1 = right channel input PGA amplifier positive
terminal connected to RIP (constant input
impedance)
Reserved. Initialise to 0
Connect L2 pin to left channel input PGA
positive terminal.
0=L2 not connected to input PGA
1=L2 connected to input PGA amplifier positive
terminal (constant input impedance).
Connect LIN pin to left channel input PGA
negative terminal.
0=LIN not connected to input PGA
1=LIN connected to input PGA amplifier
negative terminal.
Connect LIP pin to left channel input PGA
amplifier positive terminal.
0 = LIP not connected to input PGA
1 = input PGA amplifier positive terminal
connected to LIP (constant input impedance)
INPPGAVOLL and INPPGAVOLR volume do
not update until a 1 is written to
INPPGAUPDATE (in reg 45 or 46)
Left channel input PGA zero cross enable:
0=Update gain when gain register changes
1=Update gain on 1
register write.
Mute control for left channel input PGA:
0=Input PGA not muted, normal operation
1=Input PGA muted (and disconnected from the
following input BOOST stage).
Left channel input PGA volume
000000 = -12dB
000001 = -11.25db
.
010000 = 0dB
.
111111 = 35.25dB
DESCRIPTION
st
zero cross after gain
PD, Rev 4.6, July 2009
Input Signal
Path
Input Signal
Path
Input Signal
Path
Input Signal
Path
Input Signal
Path
Input Signal
Path
Input Signal
Path
Input Signal
Path
Input Signal
Path
Input Signal
Path
Input Signal
Path
Production Data
REFER TO
106