CS8427-CZZ Cirrus Logic Inc, CS8427-CZZ Datasheet - Page 31

Audio DSPs 96 kHz Digital Audio Transceiver

CS8427-CZZ

Manufacturer Part Number
CS8427-CZZ
Description
Audio DSPs 96 kHz Digital Audio Transceiver
Manufacturer
Cirrus Logic Inc
Datasheet

Specifications of CS8427-CZZ

Operating Supply Voltage
4.5 V to 5.5 V
Supply Current
6.3 mA to 76.6 mA
Operating Temperature Range
- 10 C to + 70 C
Mounting Style
SMD/SMT
Input Voltage
4.8 V to 5.8 V
Package / Case
TSSOP-28
Rohs Compliant
Yes
Supply Voltage Range
4.5V To 5.5V
Logic Case Style
TSSOP
No. Of Pins
28
Supply Voltage Max
5.5V
Supply Voltage Min
4.5V
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CS8427-CZZ
Manufacturer:
CIRRUS
Quantity:
67
Part Number:
CS8427-CZZ
Manufacturer:
CIRRUS
Quantity:
20 000
11.5 Serial Audio Input Port Data Format (05h)
SIMS - Master/Slave Mode Selector
SISF - ISCLK frequency (for master mode)
SIRES1:0 - Resolution of the input data, for right-justified formats
SIJUST - Justification of SDIN data relative to ILRCK
SIDEL - Delay of SDIN data relative to ILRCK, for left-justified data formats
SISPOL - ISCLK clock polarity
SILRPOL - ILRCK clock polarity
11.6 Serial Audio Output Port Data Format (06h)
SOMS - Master/Slave Mode Selector
SOSF - OSCLK frequency (for master mode)
DS477F5
SOMS
SIMS
7
7
Default = ‘0’
0 - Serial audio input port is in slave mode
1 - Serial audio input port is in master mode
Default = ‘0’
0 - 64 * Fsi
1 - 128 * Fsi
Default = ‘00’
00 - 24 bit resolution
01 - 20 bit resolution
10 - 16 bit resolution
11 - Reserved
Default = ‘0’
0 - Left-justified
1 - Right-justified
Default = ‘0’
0 - MSB of SDIN data occurs in the first ISCLK period after the ILRCK edge
1 - MSB of SDIN data occurs in the second ISCLK period after the ILRCK edge
Default = ‘0’
0 - SDIN sampled on rising edges of ISCLK
1 - SDIN sampled on falling edges of ISCLK
Default = ‘0’
0 - SDIN data is for the left channel when ILRCK is high
1 - SDIN data is for the right channel when ILRCK is high
Default = ‘0’
0 - Serial audio output port is in slave mode
1 - Serial audio output port is in master mode
Default = ‘0’
0 - 64 * Fso
1 - 128 * Fso
SOSF
SISF
6
6
SORES1
SIRES1
5
5
SORES0
SIRES0
4
4
SOJUST
SIJUST
3
3
SODEL
SIDEL
2
2
SOSPOL
SISPOL
1
1
CS8427
SOLRPOL
SILRPOL
0
0
31

Related parts for CS8427-CZZ