S29GL256P11TFI020 Spansion Inc., S29GL256P11TFI020 Datasheet - Page 72
![Flash 3V 256Mb Mirrorbit lowest address110ns](/photos/16/11/161172/s29gl512p11tfi020_sml.jpg)
S29GL256P11TFI020
Manufacturer Part Number
S29GL256P11TFI020
Description
Flash 3V 256Mb Mirrorbit lowest address110ns
Manufacturer
Spansion Inc.
Datasheet
1.S29GL128P11TFI020.pdf
(80 pages)
Specifications of S29GL256P11TFI020
Memory Type
NOR
Memory Size
256 Mbit
Access Time
110 ns
Data Bus Width
8 bit, 16 bit
Architecture
Uniform
Interface Type
Page-mode
Supply Voltage (max)
3.6 V
Supply Voltage (min)
2.7 V
Maximum Operating Current
50 mA
Mounting Style
SMD/SMT
Operating Temperature
+ 85 C
Package / Case
TSOP-56
Memory Configuration
128K X 16
Ic Interface Type
Parallel
Supply Voltage Range
2.7V To 3.6V
Memory Case Style
TSOP
No. Of Pins
56
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
S29GL256P11TFI020
Manufacturer:
SPANSION
Quantity:
5 530
Company:
Part Number:
S29GL256P11TFI020
Manufacturer:
SPANSION
Quantity:
5 530
Company:
Part Number:
S29GL256P11TFI020
Manufacturer:
Spansion
Quantity:
135
72
Legend
X = Don’t care
RD(0) = Read data.
SA = Sector Address. Address bits A
PWD = Password
Notes
1. See
2. All values are in hexadecimal.
3. All bus cycles are write cycles unless otherwise noted.
4. Data bits DQ15-DQ8 are don’t cares for unlock and command cycles.
5. Address bits A
6. All Lock Register bits are one-time programmable. Program state = “0” and
unless SA or PA required. (A
the erase state = “1.” The Persistent Protection Mode Lock Bit and the
Password Protection Mode Lock Bit cannot be programmed at the same
time or the Lock Register Bits Program operation aborts and returns the
device to read mode. Lock Register bits that are reserved for future use
default to “1’s.” The Lock Register is shipped out as “FFFF’s” before Lock
Register Bit program execution.
Command Set Entry
Bits Program
Read
Command Set Exit (7, 8)
Command Set Entry
Password Program
Password Read
Password Unlock
Command Set Exit (7, 8)
PPB Command Set Entry
PPB Program (11, 12)
All PPB Erase
PPB Status Read
PPB Command Set Exit (7, 8)
PPB Lock Command Set Entry
PPB Lock Bit Set
PPB Lock Status Read
PPB Lock Command Set Exit (7, 8)
DYB Command Set Entry
DYB Set (11, 12)
DYB Clear
DYB Status Read
DYB Command Set Exit (7, 8)
Table 7.1 on page 19
Command (Notes)
(6)
(12)
MAX
(6)
(13)
:A16 are don’t cares for unlock and command cycles,
(10)
(10)
(12)
(12)
(12)
(9)
(12)
for description of bus operations.
MAX
is the Highest Address pin.)
max
Table 12.4 S29GL-P Sector Protection Command Definitions, x8
–A16 uniquely select any sector.
11
3
2
1
2
3
2
8
2
2
2
1
2
2
1
2
2
2
1
2
3
3
3
Addr
First/Seventh
AAA
XXX
XXX
AAA
XXX
XXX
AAA
XXX
XXX
XXX
AAA
XXX
XXX
XXX
AAA
XXX
XXX
XXX
SA
SA
00
00
06
00
04
PWD 6
PWD 4
PWD0
RD(0)
RD(0)
RD(0)
Data
S29GL-P MirrorBit
RD
AA
AA
AA
AA
AA
A0
90
A0
25
90
A0
80
90
A0
90
A0
A0
90
PWA x
Second/Eighth
Addr
XXX
XXX
XXX
XXX
XXX
XXX
XXX
555
555
555
555
SA
SA
SA
01
07
00
05
55
00
PWD x
PWD 1
PWD 7
PWD 5
DATA
Data
D a t a
55
00
55
03
00
55
00
30
00
55
00
00
55
00
01
00
®
PWD
Data = Lock Register Contents: PD(0) = Secured Silicon Sector Protection Bit,
PD(1) = Persistent Protection Mode Lock Bit, PD(2) = Password Protection
Mode Lock Bit.
7. The Exit command returns the device to reading the array.
8. If any Command Set Entry command was written, an Exit command must
9. For PWDx, only one portion of the password can be programmed per each
10. Note that the password portion can be entered or read in any order as long
11. If ACC = V
12. Protected State = “00h,” Unprotected State = “01h.”
13. The All PPB Erase command embeds programming of all PPB bits before
Flash Family
be issued to reset the device into read mode.
“A0” command.
as the entire 64-bit password is entered or read.
erasure.
Addr
AAA
AAA
AAA
AAA
AAA
x
02
00
06
= Password word0, word1, word2, and word3.
Bus Cycles (Notes 1–5)
S h e e t
Third
PWD 2
PWD 0
PWD 6
Data
HH
40
60
C0
50
E0
, sector protection matches when ACC = V
Addr
03
01
07
Fourth
S29GL-P_00_A12 November 20, 2009
PWD 3
PWD 1
PWD 7
Data
Addr
04
02
00
Fifth
PWD 4
PWD 2
Data
29
IH
.
Addr
05
03
Sixth
PWD 5
PWD 3
Data