LFSC3GA25E-7FN900C Lattice, LFSC3GA25E-7FN900C Datasheet - Page 11
![no-image](/images/manufacturer_photos/0/3/380/lattice_sml.jpg)
LFSC3GA25E-7FN900C
Manufacturer Part Number
LFSC3GA25E-7FN900C
Description
FPGA - Field Programmable Gate Array 25.4K LUTs 378 3G SERDES 1.2V -7 Spd
Manufacturer
Lattice
Datasheet
1.LFSCM3GA15EP1-6FN256C.pdf
(243 pages)
Specifications of LFSC3GA25E-7FN900C
Number Of Macrocells
25000
Number Of Programmable I/os
132 to 942
Data Ram Size
1916928
Supply Voltage (max)
1.26 V
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
0 C
Mounting Style
SMD/SMT
Supply Voltage (min)
0.95 V
Package / Case
FPBGA-900
Number Of Logic Elements/cells
*
Number Of Labs/clbs
*
Total Ram Bits
*
Number Of I /o
*
Number Of Gates
*
Voltage - Supply
*
Mounting Type
*
Operating Temperature
*
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LFSC3GA25E-7FN900C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
- Current page: 11 of 243
- Download datasheet (3Mb)
Lattice Semiconductor
Figure 2-5 shows the arrangement of the primary clock sources.
Figure 2-5. Clock Sources
Primary Clock Routing
The clock routing structure in LatticeSC devices consists of 12 Primary Clock lines per quadrant. The primary
clocks are generated from 64:1 MUXs located in each quadrant. Three of the inputs to each 64:1 MUX comes from
local routing, one is connected to GND and rest of the 60 inputs are from the primary clock sources. Figure 2-6
shows this clock routing.
Primary/
Edge Clock
PIOs
Edge Clock
PIOs
Primary/
Edge Clock
PIOs
• Two outputs per PLL
• Clock divider outputs
• Digital Clock Select (DCS) block outputs
• Three outputs per SERDES quad
DCS
DCS
PLL
PLL
DLL
DLL
DLL
DLL
DLL
DLL
PLL
PLL
Dividers
Clock
(3 per SERDES Channel)
SERDES
24
Edge
Clock
PIOs
Clock Dividers
Edge Clock
Primary/
PIOs
Primary Clock Sources
Clock
Edge
PIOs
DCS
DCS
8
2-7
4
Edge Clock
Primary/
DCS
DCS
PIOs
Clock Dividers
Edge
Clock
PIOs
Clock Dividers
(3 per SERDES Channel)
Edge Clock
SERDES
LatticeSC/M Family Data Sheet
Primary/
PIOs
24
Dividers
Clock
DLL
DLL
DLL
DLL
DLL
DLL
PLL
PLL
PLL
PLL
DCS
DCS
Architecture
Primary/
Edge Clock
PIOs
Edge Clock
PIOs
Primary/
Edge Clock
PIOs
Related parts for LFSC3GA25E-7FN900C
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![LFSC3GA25E-5F900I](/images/manufacturer_photos/0/3/382/lattice_semiconductor_corp__tmb.jpg)
Part Number:
Description:
Manufacturer:
Lattice Semiconductor Corp.
Datasheet:
![LFSC3GA25E-5FN900C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 25.4KLUTS 900FPBGA
Manufacturer:
Lattice
Datasheet:
![LFSC3GA25E-6FN900C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 25.4KLUTS 900FPBGA
Manufacturer:
Lattice
Datasheet:
![LFSC3GA25E-6FN900I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 25.4KLUTS 900FPBGA
Manufacturer:
Lattice
Datasheet:
![LFSC3GA25E-7FFA1020C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 25.4K LUTs 476 I/O SERDES 1.2V -7 Speed
Manufacturer:
Lattice
![LFSC3GA25E-5F900C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 25.4K LUTs 378 3G SERDES 1.2V -5 Spd
Manufacturer:
Lattice
![LFSC3GA25E-5FFA1020C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 25.4K LUTs 476 I/O SERDES 1.2V -5 Speed
Manufacturer:
Lattice
![LFSC3GA25E-7F900C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 25.4K LUTs 378 3G SERDES 1.2V -7 Spd
Manufacturer:
Lattice
![LFSC3GA25E-6FFA1020I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 25.4K LUTs 476 I/O SERDES 1.2V -6SP
Manufacturer:
Lattice