LFSC3GA25E-7FN900C Lattice, LFSC3GA25E-7FN900C Datasheet - Page 238

• Manufacturer Part Number: LFSC3GA25E-7FN900C
• Description: FPGA - Field Programmable Gate Array 25.4K LUTs 378 3G SERDES 1.2V -7 Spd
• Manufacturer: Lattice

Specifications of LFSC3GA25E-7FN900C

• Number Of Macrocells: 25000
• Number Of Programmable I/os: 132 to 942
• Data Ram Size: 1916928
• Supply Voltage (max): 1.26 V
• Maximum Operating Temperature: + 85 C
• Minimum Operating Temperature: 0 C
• Mounting Style: SMD/SMT
• Supply Voltage (min): 0.95 V
• Package / Case: FPBGA-900
• Number Of Logic Elements/cells: *
• Number Of Labs/clbs: *
• Total Ram Bits: *
• Number Of I /o: *
• Number Of Gates: *
• Voltage - Supply: *
• Mounting Type: *
• Operating Temperature: *
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

www.latticesemi.com
© 2008 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand
or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
January 2008
For Further Information
For further information about the flexiPCS, see the
A variety of technical notes for the LatticeSC/M family are also available on the Lattice Semiconductor website at
www.latticesemi.com.
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
For further information on Interface standards refer to the following websites:
• JEDEC Standards (LVTTL, LVCMOS, SSTL, HSTL):
• Optical Interface (SPI-4.2, XSBI, CSIX and XGMII):
• RAPIDIO:
• PCI/PCIX:
LatticeSC PURESPEED I/O Usage Guide
LatticeSC PURESPEED I/O Adaptive Input Logic User’s Guide
LatticeSC sysCLOCK PLL/DLL User’s Guide
On-Chip Memory Usage Guide for LatticeSC Devices
LatticeSC/M DDR/DDR2 SDRAM Memory Interface User’s Guide
LatticeSC QDRII/II+ SRAM Memory Interface User’s Guide
LatticeSC sysCONFIG Usage Guide
LatticeSC MPI/System Bus
SPI Serial Flash Programming Using ispJTAG in LatticeSC Devices
Power Estimation and Management for LatticeSC Devices
LatticeSC SERDES Jitter
LatticeSC FPGAs: Implementing 3.3V Interfaces in 2.5V VCCIO Banks
Lattice PCI Express Basic Demo User’s Guide
LatticeSC flexiPCS/SERDES Design Guide
Temperature Sensing Diode in LatticeSC Devices
SPI4.2 Interoperability Between ORSPI4 and LatticeSC Devices
www.rapidio.org
ww.pcisig.com
(TN1084)
(TN1085)
(TN1080)
(TN1088)
(TN1145)
(TN1098)
LatticeSC/M Family Data Sheet
(UG08)
LatticeSC/M Family flexiPCS Data
(TN1115)
www.oiforum.com
www.jedec.org
6-1
(TN1094)
Supplemental Information
(TN1101)
(TN1096)
(TN1158)
(TN1116)
(TN1099)
(TN1100)
(TN1110)
DS 1004 Further Information_01.2
Sheet.
Data Sheet DS1004