IS42S16400F-7TLI INTEGRATED SILICON SOLUTION (ISSI), IS42S16400F-7TLI Datasheet - Page 21

no-image

IS42S16400F-7TLI

Manufacturer Part Number
IS42S16400F-7TLI
Description
SDRAM, IND, 4M X 16, 3V, 54TSOP2
Manufacturer
INTEGRATED SILICON SOLUTION (ISSI)
Datasheet

Specifications of IS42S16400F-7TLI

Access Time
5.4ns
Page Size
64Mbit
Memory Case Style
TSOP-2
No. Of Pins
54
Operating Temperature Range
-40°C To +85°C
Memory Type
DRAM - Synchronous
Memory Configuration
4 BLK (1M X 16)
Interface Type
LVTTL
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IS42S16400F-7TLI
Manufacturer:
BEL
Quantity:
100
Part Number:
IS42S16400F-7TLI
Manufacturer:
ISSI
Quantity:
5 530
Part Number:
IS42S16400F-7TLI
Manufacturer:
ISSI
Quantity:
6 250
Part Number:
IS42S16400F-7TLI
Manufacturer:
ISSI
Quantity:
1 000
Part Number:
IS42S16400F-7TLI
Manufacturer:
ISSI
Quantity:
8 000
Part Number:
IS42S16400F-7TLI
Manufacturer:
ISSI
Quantity:
20 000
Part Number:
IS42S16400F-7TLI-TR**MG-Z
Manufacturer:
ISSI
Quantity:
1 648
IS42S16400F
IS45S16400F
OPERATION
BANK/ROW ACTIVATION
Before any READ or WRITE commands can be issued
to a bank within the SDRAM, a row in that bank must be
“opened.” This is accomplished via the ACTIVE command,
which selects both the bank and the row to be activated
(see Activating Specific Row Within Specific Bank).
After opening a row (issuing an ACTIVE command), a READ
or WRITE command may be issued to that row, subject to
the t
the clock period and rounded up to the next whole number
to determine the earliest clock edge after the ACTIVE
command on which a READ or WRITE command can be
entered. For example, a t
125 MHz clock (8ns period) results in 2.5 clocks, rounded
to 3. This is reflected in the following example, which cov-
ers any case where 2 < [t
procedure is used to convert other specification limits from
time units to clock cycles).
A subsequent ACTIVE command to a different row in the
same bank can only be issued after the previous active
row has been “closed” (precharged). The minimum time
interval between successive ACTIVE commands to the
same bank is defined by t
A subsequent ACTIVE command to another bank can be
issued while the first bank is being accessed, which results
in a reduction of total row-access overhead.The minimum
time interval between successive ACTIVE commands to
different banks is defined by t
Integrated Silicon Solution, Inc. — www.issi.com
Rev. H
07/28/2010
Example: Meeting t
rcd
specification. Minimum t
COMMAND
rcd
RCD
rc
rcd
.
specification of 20ns with a
rrd
(MIN) when 2 < [t
CLK
(MIN)/t
rcd
.
should be divided by
ck
ACTIVE
] ≤ 3. (The same
T0
RCD
t
NOP
RCD
T1
(min)/t
Activating Specific Row Within Specific Bank
BA0, BA1
A0-A11
CK
NOP
T2
] ≤ 3
CKE
RAS
CAS
CLK
WE
CS
HIGH
READ or
WRITE
T3
DON'T CARE
BANK ADDRESS
ROW ADDRESS
T4
21

Related parts for IS42S16400F-7TLI