IS42S16400F-7TLI INTEGRATED SILICON SOLUTION (ISSI), IS42S16400F-7TLI Datasheet - Page 36

no-image

IS42S16400F-7TLI

Manufacturer Part Number
IS42S16400F-7TLI
Description
SDRAM, IND, 4M X 16, 3V, 54TSOP2
Manufacturer
INTEGRATED SILICON SOLUTION (ISSI)
Datasheet

Specifications of IS42S16400F-7TLI

Access Time
5.4ns
Page Size
64Mbit
Memory Case Style
TSOP-2
No. Of Pins
54
Operating Temperature Range
-40°C To +85°C
Memory Type
DRAM - Synchronous
Memory Configuration
4 BLK (1M X 16)
Interface Type
LVTTL
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IS42S16400F-7TLI
Manufacturer:
BEL
Quantity:
100
Part Number:
IS42S16400F-7TLI
Manufacturer:
ISSI
Quantity:
5 530
Part Number:
IS42S16400F-7TLI
Manufacturer:
ISSI
Quantity:
6 250
Part Number:
IS42S16400F-7TLI
Manufacturer:
ISSI
Quantity:
1 000
Part Number:
IS42S16400F-7TLI
Manufacturer:
ISSI
Quantity:
8 000
Part Number:
IS42S16400F-7TLI
Manufacturer:
ISSI
Quantity:
20 000
Part Number:
IS42S16400F-7TLI-TR**MG-Z
Manufacturer:
ISSI
Quantity:
1 648
Fig CAP 3 - WRITE With Auto Precharge interrupted by a READ
IS42S16400F
IS45S16400F
WRITE with Auto Precharge
3. Interrupted by a READ (with or without auto precharge):
Fig CAP 4 - WRITE With Auto Precharge interrupted by a WRITE
36
A READ to bank m will interrupt a WRITE on bank n
when registered, with the data-out appearing CAS latency
later. The PRECHARGE to bank n will begin after t
is met, where t
registered.The last valid WRITE to bank n will be data-in
registered one clock prior to the READ to bank m.
Internal States
COMMAND
Internal States
ADDRESS
COMMAND
ADDRESS
BANK m
BANK n
BANK m
BANK n
CLK
DQ
CLK
DQ
wr
begins when the READ to bank m is
Page Active
T0
NOP
T0
Page Active
NOP
WRITE - AP
BANK n,
BANK n
WRITE - AP
T1
COL a
BANK n,
D
Page Active
BANK n
T1
COL a
D
IN
WRITE with Burst of 4
IN
a
a
Page Active
WRITE with Burst of 4
D
T2
NOP
T2
D
IN
NOP
IN
a+1
a+1
READ - AP
wr
BANK m,
BANK m
T3
COL b
T3
D
NOP
Interrupt Burst, Write-Back
IN
a+2
t
CAS Latency - 3 (BANK m)
WR
4.Interrupted by a WRITE (with or without auto precharge):
- BANK n
AWRITE to bank m will interrupt a WRITE on bank n when
registered.The PRECHARGE to bank n will begin after
t
m is registered. The last valid data WRITE to bank n
will be data registered one clock prior to a WRITE to
bank m.
wr
WRITE - AP
T4
NOP
BANK m,
BANK m
Integrated Silicon Solution, Inc. — www.issi.com
T4
COL b
D
READ with Burst of 4
is met, where t
Interrupt Burst, Write-Back
IN
b
t
WR
WRITE with Burst of 4
- BANK n
T5
NOP
T5
D
NOP
IN
b+1
wr
begins when the WRITE to bank
T6
NOP
T6
D
NOP
D
Precharge
IN
t
OUT
RP - BANK n
b+2
b
t
Precharge
RP - BANK n
DON'T CARE
DON'T CARE
T7
NOP
D
T7
D
NOP
Precharge
OUT
Write-Back
IN
t
RP - BANK m
b+3
t
b+1
RP - BANK m
07/28/2010
Rev. H

Related parts for IS42S16400F-7TLI