DP83816AVNG National Semiconductor, DP83816AVNG Datasheet - Page 51

no-image

DP83816AVNG

Manufacturer Part Number
DP83816AVNG
Description
Ethernet Media Access Controller IC
Manufacturer
National Semiconductor
Datasheet

Specifications of DP83816AVNG

Peak Reflow Compatible (260 C)
No
Leaded Process Compatible
No
Mounting Type
Surface Mount
Features
Physical Layer
Package / Case
144-LQFP
Package
144LQFP
Standard Supported
IEEE 802.3|IEEE 802.3u|IEEE 802.3x
Communication Mode
Full Duplex|Half Duplex
Network Interface
MII
Data Rate
10|100 Mbps
Host Interface
PCI
Operating Supply Voltage
3.3 V
Loopback Mode
Internal
Maximum Power Dissipation
0.504 W
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DP83816AVNG
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
DP83816AVNG
Manufacturer:
NS
Quantity:
1 000
Part Number:
DP83816AVNG
Manufacturer:
ST
0
Part Number:
DP83816AVNG
Manufacturer:
NS/国半
Quantity:
20 000
Company:
Part Number:
DP83816AVNG
Quantity:
183
Part Number:
DP83816AVNG-EX
Manufacturer:
ST
0
Part Number:
DP83816AVNG-EX/NOPB
Manufacturer:
National Semiconductor
Quantity:
135
Part Number:
DP83816AVNG-EX/NOPB
Manufacturer:
ADI
Quantity:
68
Part Number:
DP83816AVNG-EX/NOPB
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
DP83816AVNG/NOPB
Manufacturer:
NS
Quantity:
5 000
Part Number:
DP83816AVNG/NOPB
Manufacturer:
NS/国半
Quantity:
20 000
4.0 Register Set
4.2.13 Receive Configuration Register
This register is used to set the receive configuration for DP83816. Receive properties such as accepting error packets,
runt packets, setting the receive drain threshold etc. are controlled here.
25-23
22-20
19-6
Bit
31
30
29
28
27
26
Bit Name
MXDMA
ARP
AEP
ALP
ATX
Offset: 0034h
(Continued)
Tag: RXCFG
Accept Errored Packets
When set to 1, all packets with CRC, alignment, and/or collision errors will be accepted. When set to 0,
all packets with CRC, alignment, and/or collision errors will be rejected if possible. Note that depending
on the type of error, some packets may be received with errors, regardless of the setting of AEP. These
errors will be indicated in the CMDSTS field of the last descriptor in the packet.
Accept Runt Packets
When set to 1, all packets under 64 bytes in length without errors are accepted. When this bit is 0, all
packets less than 64 bytes in length will be rejected if possible.
unused
Accept Transmit Packets
When set to 1, data received simultaneously to a local transmission (such as during a PMD loopback or
full duplex operation) will be accepted as valid received data. Additionally, when set to 1, the receiver will
ignore collision activity. When set to 0 (default), all data receive simultaneous to a local transmit will be
rejected. This bit must be set to 1 for PMD loopback and full duplex operation.
Accept Long Packets
When set to 1, all packets > 1518 bytes in length and <= 2046 bytes will be treated as normal receive
packets, and will not be tagged as long or error packets. All packets > 2046 bytes in length will be
truncated at 2046 bytes and either rejected from the FIFO, or tagged as long packets. Care must be
taken when accepting long packets to ensure that buffers provided are of adequate length. When ALP is
set to 0, packets larger than 1518 bytes (CRC inclusive) will be truncated at 1514 bytes, and rejected if
possible.
unused
unused
Writes are ignored, reads return 000b.
Max DMA Burst Size per Rx DMA Burst
This field sets the maximum size of receive DMA data bursts according to the following table:
unused
000 = 128 32-bit words (512 bytes)
001 = 1 32-bit word (4 bytes)
010 = 2 32-bit words (8 bytes)
011 = 4 32-bit words (16 bytes)
100 = 8 32-bit words (32 bytes)
101 = 16 32-bit words (64 bytes)
110 = 32 32-bit words (128 bytes)
111 = 64 32-bit words (256 bytes)
Access: Read Write
Size: 32 bits
51
Description
Hard Reset: 00000002h
Soft Reset: 00000002h
www.national.com

Related parts for DP83816AVNG