ISL5416KIZ Intersil, ISL5416KIZ Datasheet - Page 43

• Manufacturer Part Number: ISL5416KIZ
• Description: IC,Downconverter,BGA,256PIN,PLASTIC
• Manufacturer: Intersil

Specifications of ISL5416KIZ

• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

TABLE 37. TIME SLOT PERIOD, DELAY FROM SYNCInX TO START OF INTEGRATION (IWA = 0*11h) RESET STATE = 0x00000000h THIS
P(31:0)
P(31:0)
P(31:0)
NOTE:
13:11
31:16
31:16
10:8
15:0
15:0
7:4
14
3
2
1
0
TABLE 38. NUMBER OF INTEGRATIONS PER SLOT, INTEGRATION TIME (IWA = 0*12h) RESET STATE = 0x00000000h
SYNC DELAY.
Delay from SYNC (external or counter generated) to the start of integration. Range of delay is 1 to 65536, load with the desired value
minus 1. Delay in input samples or clocks as selected by bit 14, IWA = 0*10h.
SLOT PERIOD.
Time interval between counter generated SYNCs in samples or clocks as selected by bit 14, IWA = 0*10h. Range for period is 2 to
65536, load with period minus 1.
NUMBER OF INTEGRATIONS PER SLOT.
Number of input magnitude integration periods per slot. Range is 1 to 32768, load with number of integrations minus 1.
INTEGRATION TIME.
Number of input samples to average before making an upper or lower threshold decision in samples or clocks as selected by bit 14,
IWA = 0*10h. Range is 2 to 65536, load with samples minus 1.
TIME USING CLOCKS/SAMPLES.
Count intervals and delays using clocks or input enables.
1 = clocks.
0 = input enables.
UPPER LIMIT.
Upper attenuator control limit, 0 to 42 dB in 6 dB steps.
000 = 0 dB.
111 = 42 dB.
LOWER LIMIT.
Lower attenuator control limit, 0 to 42 dB in 6 dB steps.
000 = 0 dB.
111 = 42 dB.
NORMALIZATION SHIFT/DIVIDE SELECT.
Normalizing shifter control. Divides the integrated magnitude by 2
accumulator input bits:
accumulator output bits:
0000 = select 2
1111 = select 2
ENABLE INPUT EXPONENT BITS.
Enable the exponent bits from the input to be added to the attenuation control bits and routed to the channel(s).
ENABLE RANGE CONTROL EXPONENT BITS.
Enable the attenuator control register (accumulator MSBs) bits to be added to the exponent bits from the input and routed to the
channel(s).
ENABLE RANGE CONTROL.
1 = enable the range control.
0 = disable the range control (including timers).
ENABLE RANGE CONTROL BITS
Enable changes in the attenuator control register (if this bit is cleared, the timers still run but changes to the register are inhibited.
The range control can be enabled by writing to bit 0 or bit 0 can be set by SYNCInX to start updates. See IWA = 0*05h. Timing reset
by SYNCInX is enabled by bits 0 and 16 of IWA = 0*05h.
TABLE 36. ADC RANGE CONTROL -- MAIN (IWA = 0*10h) RESET STATE = 0x00000000h (Continued)
1
16
to 2
. . .to 2
43
-14
1
CONTROL IS SHARED FOR AIN/BIN AND FOR CIN/DIN
2
2
THIS CONTROL IS SHARED FOR AIN/BIN AND FOR CIN/DIN
0
16
. . . 2
. . . 2
-15
-15
ISL5416
FUNCTION
FUNCTION
FUNCTION
N
prior to threshold comparison: