ADNS-9500 Avago Technologies US Inc., ADNS-9500 Datasheet - Page 29

no-image

ADNS-9500

Manufacturer Part Number
ADNS-9500
Description
Ultimate Gaming Laser Sensor
Manufacturer
Avago Technologies US Inc.
Datasheet

Specifications of ADNS-9500

Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADNS-9500
Manufacturer:
Richwave
Quantity:
1 200
Frame_Period_Lower
Access: Read Only
Frame_Period_Upper
Access: Read Only
Data Type: 16-bit unsigned integer.
USAGE: To read from the registers, read Frame_Period_Upper first followed by Frame_Period_Lower. If the Frame_Period_
Configuration_I
Access: R/W
Data Type: Bit Field.
USAGE: This register sets the resolution on XY axes or X axis only. The approximate resolution value for each register
Note: Rpt_Mod bit in Configuration_II register is used to select CPI reporting mode either XY axes resolution setting in sync or independent setting
for X-axis and Y-axis respectively. Refer to Configuration_V register for Y-axis resolution setting.
29
Bit
Field
Bit
Field
Bit
Field
Upper register greater the zero, these registers provide the Run mode frame rate period. Read these registers to
determine the run mode frame period, or indirectly the run mode frame rate. Units are clock cycles of the internal
oscillator (nominally 47MHz). The formula is:
Run Mode's Frame Rate = Clock Frequency/Register Value
If the Frame_Period_Upper register is zero, these register provide the Rest mode frame rate period. Read these
register to determine the rest mode frame period, or indirectly the rest mode frame rate. Units are clock cycles of
the internal oscillator (nominally 100Hz). The formula is:
Rest Mode Frame Rate = 1 / [Register Value +1]
To set the frame rate manually, disable automatic frame rate mode via the Configuration_II register and write the
desired count value to the Frame_Period_Maximum_Bound registers.
setting can be calculated using the following formula. Each bit change is ~90cpi. The maximum write value is
0x38, which the resolution setting is approximately 5000cpi.
Resolution value (counts per inch, cpi) ≈ RES [5:0] x 90
For example:
Configuration_I
Register Value
0x01
0x12
0x24
0x38
7
FP
7
FP
7
Reserved
7
15
6
FP
6
FP
6
Reserved
6
14
Approximate
Resolution (cpi)
90
1620
3240
5040
Address: 0x0D
Reset Value: 0xc0
Address: 0x0E
Reset Value: 0x5d
Address: 0x0F
Reset Value: 0x12
5
FP
5
FP
5
RES
5
13
5
4
FP
4
FP
4
RES
Description
Minimum
Default
Maximum
4
12
4
3
FP
3
FP
3
RES
3
11
3
2
FP
2
FP
2
RES
2
10
2
1
FP
1
FP
1
RES
1
9
1
0
FP
0
FP
0
RES
0
8
0

Related parts for ADNS-9500