IPR-PCIE/4 Altera, IPR-PCIE/4 Datasheet - Page 239
IPR-PCIE/4
Manufacturer Part Number
IPR-PCIE/4
Description
IP CORE Renewal Of IP-PCIE/4
Manufacturer
Altera
Type
MegaCorer
Specifications of IPR-PCIE/4
Software Application
IP CORE, Interface And Protocols, PCI
Supported Families
Arria GX, Cyclone II, HardCopy II, Stratix II
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Function
PCI Express Compiler, x4 Link Width
License
Renewal License
Lead Free Status / RoHS Status
na
Lead Free Status / RoHS Status
na
- Current page: 239 of 256
- Download datasheet (2Mb)
Altera Corporation
December 2006
storebuf_sm
mem_replay
mem_rtry
replay_num
val_nak_r
res_nak_r
tlp_ack
err_dl
no_rtry
Table C–1. test_out Signals for the x1 and x4 MegaCore Functions (Part 8 of 17)
Signal
DLL rtry
DLL rtry
DLL rtry
DLL rtry
DLL rtry
DLL rtry
DLL rtry
DLL rtry
DLL rtry
Subblock
270:269
271
272
274:273
275
276
277
278
279
PCI Express Compiler Version 6.1
Bit
Retry buffer storage state machine. Retry buffer storage state
machine encoding:
●
●
●
●
Retry buffer running. This signal keeps track of transaction layer
packets that have been sent but not yet acknowledged. The
replay timer is also running when this bit is set except if a replay
is currently performed.
Memorize replay request. This signal indicates that a replay
time-out event has occurred or that a NAK DLLP has been
received.
Replay number counter. This signal counts the number of
replays performed by the MegaCore function for a particular
transaction layer packet (as described in the PCI Express™
Base Specification Revision 1.0a).
ACK/NAK DLLP received. This signal reports that an ACK or a
NAK DLLP has been received. The
err_dl
DLLP received.
NAK DLLP parameter. This signal reports that the received
ACK/NAK DLLP is NAK.
Real ACK DLLP parameter. This signal reports that the
received ACK DLLP acknowledges one or several transaction
layer packets in the retry buffer.
Error ACK/NAK DLLP parameter. This signal reports that the
received ACK/NAK DLLP has a sequence number higher than
the sequence number of the last transmitted transaction layer
packet.
No retry on NAK DLLP parameter. This signal reports that the
received NAK DLLP sequence number corresponds to the last
acknowledged transaction layer packet.
00: idle
01: rtry
10: str_tlp
11: reserved
, and
no_rtry
signals detail the type of ACK/NAK
Description
PCI Express Compiler User Guide
res_nak_r
,
tlp_ack
,
C–9
Related parts for IPR-PCIE/4
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
IP CORE Renewal Of IP-PCI/MT32
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCI/MT64
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCI/T32
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCI/T64
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCIE/1
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCIE/8
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP NIOS II MEGACORE RENEW
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-XAUIPCS
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet: