IPTR-C2H-NIOS Altera, IPTR-C2H-NIOS Datasheet - Page 112
IPTR-C2H-NIOS
Manufacturer Part Number
IPTR-C2H-NIOS
Description
IP CORE Renewal Of IPT-C2H-NIOS
Manufacturer
Altera
Datasheet
1.IPT-C2H-NIOS.pdf
(138 pages)
Specifications of IPTR-C2H-NIOS
Software Application
IP CORE, NIOS Processor And Functions
Core Architecture
Nios II
Features
ANSI C Compliance, Straightforward C-to-Hardware Mapping, Reporting Of Generated Results
Core Sub-architecture
Cyclone
Rohs Compliant
NA
Lead Free Status / RoHS Status
na
- Current page: 112 of 138
- Download datasheet (911Kb)
Performance
4–18
Nios II C2H Compiler User Guide
Figure 4–10. Schedule by State
Time
10
11
12
13
14
15
16
17
7
4
0
1
2
3
5
6
8
9
(State 2)
(i<length);
lut_addr=(crc&0xFF)^*data++;
(State 3)
lut_addr=(crc&0xFF)^*data++;
(State 4)
lut_addr=(crc&0xFF)^*data++;
(State 5)
lut_addr=(crc&0xFF)^*data++;
(State 6)
lut_addr=(crc&0xFF)^*data++;
crc=(crc>>8)^table[lut_addr];
(State 7)
crc=(crc>>8)^table[lut_addr];
(State 8)
crc=(crc>>8)^table[lut_addr];
(State 9)
crc=(crc>>8)^table[lut_addr];
(State 10)
crc=(crc>>8)^table[lut_addr];
(State 11)
crc=(crc>>8)^table[lut_addr];
Iteration 0
(State 0)
i++;
lut_addr=(crc&0xFF)^*data++;
(State 1)
i++;
(i<length);
lut_addr=(crc&0xFF)^*data++;
CPLI
9.1
(State 0)
i++;
lut_addr=(crc&0xFF)^*data++;
(State 1)
i++;
(i<length);
lut_addr=(crc&0xFF)^*data++;
(i<length);
lut_addr=(crc&0xFF)^*data++;
Iteration 1
(State 2)
(State 3)
lut_addr=(crc&0xFF)^*data++;
(State 4)
lut_addr=(crc&0xFF)^*data++;
(State 5)
lut_addr=(crc&0xFF)^*data++;
(State 6)
lut_addr=(crc&0xFF)^*data++;
crc=(crc>>8)^table[lut_addr];
(State 7)
crc=(crc>>8)^table[lut_addr];
(State 8)
crc=(crc>>8)^table[lut_addr];
(State 9)
crc=(crc>>8)^table[lut_addr];
(State 10)
crc=(crc>>8)^table[lut_addr];
(State 11)
crc=(crc>>8)^table[lut_addr];
CPLI
Altera Corporation
November 2009
Related parts for IPTR-C2H-NIOS
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
DSP BUILDER SOFTWARE
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet: