IPTR-C2H-NIOS Altera, IPTR-C2H-NIOS Datasheet - Page 31
IPTR-C2H-NIOS
Manufacturer Part Number
IPTR-C2H-NIOS
Description
IP CORE Renewal Of IPT-C2H-NIOS
Manufacturer
Altera
Datasheet
1.IPT-C2H-NIOS.pdf
(138 pages)
Specifications of IPTR-C2H-NIOS
Software Application
IP CORE, NIOS Processor And Functions
Core Architecture
Nios II
Features
ANSI C Compliance, Straightforward C-to-Hardware Mapping, Reporting Of Generated Results
Core Sub-architecture
Cyclone
Rohs Compliant
NA
Lead Free Status / RoHS Status
na
- Current page: 31 of 138
- Download datasheet (911Kb)
Figure 2–1. Setting the Build Options for the Accelerator
Altera Corporation
November 2009
b.
1
c.
d.
1
Turn on Build software, generate SOPC Builder system, and
run Quartus II compilation. When you build the project in the
Nios II IDE, this option causes the C2H Compiler to invoke
SOPC Builder and the Quartus II software in the background to
generate a new .sof file.
Expand do_dma() in the C2H view.
Under do_dma(), select Use hardware accelerator in place of
software implementation. Flush data cache before each call.
At run time, this option causes the program to activate the
accelerator hardware for do_dma(). With this option, the C2H
wrapper function flushes the processor data cache before
activating the accelerator.
Quartus II compilations can take a long time. You only need
to turn on this option when you want to update the .sof file.
You must regenerate the .sof file after you make changes
that affect one or more hardware accelerators, and you want
to run a program on the hardware system.
The wrapper function needs to flush the data cache before
activating the hardware accelerator if the processor has a
data cache and if the processor writes to the same memory
that the accelerated function operates on. Failing to flush
the cache might result in cache coherency problems.
9.1
Nios II C2H Compiler User Guide
Getting Started Tutorial
2–9
Related parts for IPTR-C2H-NIOS
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
DSP BUILDER SOFTWARE
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet: