CS4244-CNZ Cirrus Logic Inc, CS4244-CNZ Datasheet - Page 28

no-image

CS4244-CNZ

Manufacturer Part Number
CS4244-CNZ
Description
IC 4 Input / 5 Output CODEC
Manufacturer
Cirrus Logic Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CS4244-CNZ
Manufacturer:
CIRRUS
Quantity:
20 000
DS900PP2
4.5
4.5.1
Serial Port Interface
The serial port interface format is selected by the
able in Slave Mode only.
TDM Mode
The serial port of the CS4244 supports the TDM interface format with varying bit depths from 16 to 24 as
shown in
on the rising edge.
As indicated in
of the SCLK occurring after a FS/LRCK rising edge. All data is valid on the rising edge of SCLK. All bits
are transmitted on the falling edge of SCLK. Each slot is 32 bits wide, with the valid data sample left jus-
tified within the slot. Valid data lengths are 16, 18, 20, or 24 bits.
FS/LRCK identifies the start of a new frame and is equal to the sample rate, F
FS/LRCK is sampled as valid on the rising SCLK edge preceding the most significant bit of the first data
sample and must be held valid for at least 1 SCLK period.
The structure in which the serial data is coded into the TDM slots is shown in
used in TDM mode and is placed in a high-impedance state. When using a 48 kHz sample rate with a
24.576 MHz MCLK and SCLK, a 16 slot TDM structure can be realized. When using a 48 kHz sample rate
with 12.288 MHz SCLK and 24.576 MHz MCLK, or a 96 kHz sample rate with a 24.576 MHz MCLK and
SCLK, an 8 slot TDM structure can be realized. The data that is coded into the TDM slots is extracted into
the appropriate signal path via the settings in the Control port. Please refer to
Serial Data within the Signal Paths
FS/LRCK
SCLK
SDINx & SDOUT1
MSB
-1
Figure
-2
Figure
Channel 1
-3
15. Data is clocked out of the ADC on the falling edge of SCLK and clocked into the DAC
-4
15, TDM data is received most significant bit (MSB) first, on the second rising edge
-5
24-Bit Audio Word
Channel 2
-6
Figure 15. 32-bit Receiver Channel Block
Figure 14. TDM System Clock Format
-7
for more details.
32-Bit Channel Block
Serial Port Format
Frame
+3
+2
+1
LSB
register bits. The TDM format is avail-
Figure
S
Section 4.6.1 Routing the
8-Bit Zero Pad
. As shown in
Channel N-1
16. SDOUT2 is un-
CS4244
Channel N
Figure
(N ≤ 16)
14,
28

Related parts for CS4244-CNZ