ADNS-5060 Avago Technologies US Inc., ADNS-5060 Datasheet - Page 20

no-image

ADNS-5060

Manufacturer Part Number
ADNS-5060
Description
IC USB OPT MOUSE SENSOR HS 8-DIP
Manufacturer
Avago Technologies US Inc.
Datasheet

Specifications of ADNS-5060

Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADNS-5060
Manufacturer:
MICRON
Quantity:
60
If the rising edge of SCLK for the last address bit of the
read command occurs before the 100 us required delay,
then the write command may not complete correctly.
Figure 24. Timing between read and either write or subsequent read commands
The falling edge of SCLK for the first address bit of either
the read or write command must be at least 250 ns after
the last SCLK rising edge of the last data bit of the previous
read operation.
Error Detection and Recovery
1. The ADNS-5060 and the microcontroller might get out
2. The ADNS-5060 has a transaction timer for the serial
3. Invalid addresses:
4. Collision detection on SDIO
20
SCLK
of synchronization due to ESD events, power supply
droops or microcontroller firmware flaws.
port. If the sixteenth SCLK rising edge is spaced more
than approximately 90 milliseconds from the first SCLK
edge of the current transaction, the serial port will
reset.
– Writing to an invalid address will have no effect.
– The only time that the ADNS-5060 drives the SDIO
Reading from an invalid address will return all zeros.
line is during a READ operation. To avoid data
collisions, the microcontroller should relinquish SDIO
before the falling edge of SCLK after the last address
bit. Then the ADNS-5060 begins to drive SDIO after
the next rising edge of SCLK. Next, the ADNS-5060
relinquishes SDIO within 160 ns of the falling SCLK
edge after the last data bit. The microcontroller
can begin driving SDIO any time after that. In order
to maintain low power consumption in normal
operation or when the PD pin is set high, the
microcontroller should not leave SDIO floating until
the next transmission (although that will not cause
any communication difficulties).
Address
Read Operation
t
SRAD
5. In case of synchronization failure, both the ADNS-5060
6. The microcontroller can verify a successful write
7. The microcontroller can verify the synchronization of
and the microcontroller may drive SDIO. The ADNS-
5060 can withstand 30 mA of short circuit current
and will withstand infinite duration short circuit
conditions.
operation by issuing a read command to the same
address and comparing the written data to the read
data.
the serial port by periodically reading the product ID
from status register (Address: 0x41).
Data
t
SRW
, t
SRR
≥250ns
Write Operation
Next Read or
Address

Related parts for ADNS-5060