LAN9312-NU SMSC, LAN9312-NU Datasheet - Page 182

Ethernet ICs Hi Per 2 Port 10/100 Ethernet Switch

LAN9312-NU

Manufacturer Part Number
LAN9312-NU
Description
Ethernet ICs Hi Per 2 Port 10/100 Ethernet Switch
Manufacturer
SMSC
Type
Two Port Managed Ethernet Switchr
Datasheet

Specifications of LAN9312-NU

Ethernet Connection Type
10 Base-T, 100 Base-TX
Minimum Operating Temperature
0 C
Mounting Style
SMD/SMT
Product
Ethernet Switches
Number Of Transceivers
1
Standard Supported
802.3, 802.3u
Data Rate
10 Mbps, 100 Mbps
Supply Voltage (max)
3.3 V
Supply Voltage (min)
0 V
Supply Current (max)
185 mA, 295 mA
Maximum Operating Temperature
+ 70 C
Package / Case
TQFP-100
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LAN9312-NU
Manufacturer:
Microchip Technology
Quantity:
10 000
Revision 1.7 (06-29-10)
14.2.2.2
31:16
BITS
13:3
15
14
2
1
0
RESERVED
Force TX Status Discard (TXS_DUMP)
When a 1 is written to this bit, the TX Status FIFO is cleared of all pending
status DWORD’s and the TX status pointers are cleared to zero.
Force TX Data Discard (TXD_DUMP)
When a 1 is written to this bit, the TX Data FIFO is cleared of all pending
data and the TX data pointers are cleared to zero.
RESERVED
TX Status Allow Overrun (TXSAO)
When this bit is cleared, Host MAC data transmission is suspended if the
TX Status FIFO becomes full. Setting this bit high allows the transmitter to
continue operation with a full TX Status FIFO.
Note:
Transmitter Enable (TX_ON)
When this bit is set, the Host MAC transmitter is enabled. Any data in the
TX Data FIFO will be sent. This bit is cleared automatically when the
STOP_TX bit is set and the transmitter is halted.
Stop Transmitter (STOP_TX)
When this bit is set, the Host MAC transmitter will finish the current frame,
and will then stop transmitting. When the transmitter has stopped this bit will
clear. All writes to this bit are ignored while this bit is high.
Transmit Configuration Register (TX_CFG)
This register controls the Host MAC transmit functions.
This bit does not affect the operation of the
Interrupt
Offset:
(TSFF).
070h
DESCRIPTION
High Performance Two Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface
DATASHEET
182
Size:
TX Status FIFO Full
32 bits
TYPE
R/W
R/W
R/W
WO
WO
RO
RO
SC
SC
SC
SMSC LAN9312
DEFAULT
Datasheet
0b
0b
0b
0b
0b
-
-

Related parts for LAN9312-NU